summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* r600g: emit the primitive type and associated regs only if the type is changedMarek Olšák2012-09-135-48/+38
* r600g: add clip_misc_state for clip registers emitted in draw_vboMarek Olšák2012-09-138-22/+44
* r600g: fix computing how much space is needed for a draw commandMarek Olšák2012-09-132-6/+12
* r600g: fix the number of CS dwords of cb_misc_stateMarek Olšák2012-09-132-2/+2
* r600g: atomize clip stateMarek Olšák2012-09-136-148/+38
* r600g: atomize blend colorMarek Olšák2012-09-136-27/+25
* r600g: atomize viewport stateMarek Olšák2012-09-137-40/+28
* r600g: atomize stencil ref stateMarek Olšák2012-09-137-51/+56
* r600g: remove unused state ID definitionsMarek Olšák2012-09-131-8/+0
* r600g: initialize the first CS just like any other CSMarek Olšák2012-09-136-26/+24
* r600g: add support for geometry shader samplers and constant buffersMarek Olšák2012-09-135-1/+52
* r600g: put sampler states and views into an array indexed by shader typeMarek Olšák2012-09-136-72/+44
* r600g: do fine-grained sampler state updatesMarek Olšák2012-09-136-51/+110
* r600g: consolidate set_viewport_state functionsMarek Olšák2012-09-133-48/+24
* r600g: consolidate set_sampler_views functionsMarek Olšák2012-09-134-38/+17
* r600g: put constant buffer state into an array indexed by shader typeMarek Olšák2012-09-136-40/+33
* r600g: cleanup state function namesMarek Olšák2012-09-133-37/+37
* r600g: consolidate initialization of common state functionsMarek Olšák2012-09-135-150/+81
* r600g: simplify flushingMarek Olšák2012-09-1312-190/+210
* radeon/llvm: Fix lowering of vbuildTom Stellard2012-09-137-93/+19
* radeon/llvm: Support fmul on SITom Stellard2012-09-131-1/+4
* i965: Fix out-of-order sampler unit usage in ARB fragment programs.Kenneth Graunke2012-09-122-2/+5
* mesa: Add a _mesa_fls() function to find the last bit set in a word.Kenneth Graunke2012-09-121-0/+22
* i965/blorp: Fix offsets and width/height for stencil blits.Paul Berry2012-09-121-9/+37
* i965/blorp: Reduce alignment restrictions for stencil blits.Paul Berry2012-09-121-6/+17
* i965/blorp: don't reduce stencil alignment restrictions when multisampling.Paul Berry2012-09-121-9/+1
* intel: Add map_stencil_as_y_tiled to intel_region_get_aligned_offset.Paul Berry2012-09-128-13/+31
* intel: Add map_stencil_as_y_tiled to intel_region_get_tile_masks.Paul Berry2012-09-128-13/+21
* i965/blorp: Account for offsets when emitting SURFACE_STATE.Paul Berry2012-09-124-4/+48
* i965/blorp: Thread level and layer through brw_blorp_blit_miptrees().Paul Berry2012-09-123-6/+19
* i965/blorp: Don't create a dummy renderbuffer just to fetch image offsets.Paul Berry2012-09-121-8/+1
* i965/blorp: store x and y offsets in brw_blorp_mip_info.Paul Berry2012-09-124-28/+31
* i965/blorp: store surface width/height in brw_blorp_mip_info.Paul Berry2012-09-125-37/+48
* i965/blorp: Change gl_renderbuffer* params to intel_renderbuffer*.Paul Berry2012-09-121-28/+32
* i965/blorp: Clarify why width/height must be adjusted for Gen6 IMS surfaces.Paul Berry2012-09-122-1/+10
* i965/gen6+: Adjust stencil buffer size after computing miptree layout.Paul Berry2012-09-121-12/+16
* radeonsi: Properly handle NULL sampler views.Michel Dänzer2012-09-121-3/+3
* radeonsi: Fix calculation of number of records in buffer resource.Michel Dänzer2012-09-121-1/+1
* mesa: glGet: fix API check for EGL_image_external enumsImre Deak2012-09-111-6/+9
* mesa: glGet: fix indentation of print_table_statsImre Deak2012-09-111-9/+9
* mesa: glGet: fix indentation of find_valueImre Deak2012-09-111-4/+4
* mesa: glGet: fix indentation of _mesa_init_get_hashImre Deak2012-09-111-9/+9
* mesa: fix proxy texture error handling in glTexStorage()Brian Paul2012-09-111-37/+41
* mesa: make _mesa_get_proxy_target() non-staticBrian Paul2012-09-112-6/+8
* mesa: do internal format error checking for glTexStorage()Brian Paul2012-09-111-0/+48
* mesa/msaa: Allow X and Y flips in multisampled blits.Paul Berry2012-09-111-2/+2
* radeon/llvm: Fix operand order of V_CNDMASK in custom inserterTom Stellard2012-09-111-1/+1
* radeon/llvm: Assert if we try to encode an unknown registerTom Stellard2012-09-111-1/+1
* radeon/llvm: Add register encoding for VCCTom Stellard2012-09-111-0/+1
* radeon/llvm: Ignore special registers when calculating reg countTom Stellard2012-09-111-0/+2