summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* vulkan: Update the XML and headers to 1.1.88Samuel Pitoiset2018-10-131-32/+221
* r600/sb: Fix constant-logical-operand warning.Vinson Lee2018-10-121-1/+1
* i965/miptree: Use enum instead of boolean.Rafael Antognolli2018-10-122-3/+4
* radv: do not support blitting surfaces for R32G32B32 formatsSamuel Pitoiset2018-10-121-0/+7
* scons: Allow building with custom MSVC_USE_SCRIPT script.Jose Fonseca2018-10-121-0/+1
* radv: emit the GLC bit for SSBO loads/stores when neededSamuel Pitoiset2018-10-123-8/+22
* spirv/nir: handle memory access qualifiers for SSBO loads/storesSamuel Pitoiset2018-10-124-14/+77
* anv/android: we need git_sha1.h in include pathsTapani Pälli2018-10-121-0/+1
* anv: Clear WM_HZ_OP overrides in init_device_stateNanley Chery2018-10-111-0/+10
* i965/gen10+: Initialize new fields in STATE_BASE_ADDRESSJordan Justen2018-10-111-1/+6
* anv/gen9+: Initialize new fields in STATE_BASE_ADDRESSJordan Justen2018-10-111-0/+12
* nir: Add a bunch of b2[if] optimizationsJason Ekstrand2018-10-111-0/+17
* intel/vec4: Fix nir_op_b2[fi] with 64-bit resultJason Ekstrand2018-10-111-1/+6
* intel/fs: Fix nir_op_b2[fi] with 64-bit result on Gen8 LP and Gen9 LPJason Ekstrand2018-10-111-5/+5
* egl: Use correct shared libraries suffix on macOS.Vinson Lee2018-10-111-1/+6
* mesa: Fix pack_uint_Z_FLOAT32()Illia Iorin2018-10-112-18/+9
* intel: Introducing Whiskey Lake platformRodrigo Vivi2018-10-113-1/+3
* st/va: use provided sizes and coords for vlVaGetImageBoyuan Zhang2018-10-111-3/+28
* radv: implement clear operations for R32G32B32Samuel Pitoiset2018-10-113-1/+284
* radv: disallow 3D images and mipmaps/layers for R32G32B32 linear formatsSamuel Pitoiset2018-10-111-0/+14
* radv: add a workaround for a VGT hang with prim restart and stripsSamuel Pitoiset2018-10-111-0/+11
* glsl: remove redundant es_shader checksTimothy Arceri2018-10-112-5/+1
* st/glsl_to_tgsi: initialise need_uarl in contructorDave Airlie2018-10-111-0/+1
* glspirv: drop pointless assert (size_t is unsigned)Dave Airlie2018-10-111-2/+0
* radv: remove unsigned comparison against 0Dave Airlie2018-10-111-1/+1
* radv: remove dead code for master_fd closeDave Airlie2018-10-111-2/+0
* radv: don't pass shader key by copyDave Airlie2018-10-111-7/+6
* anv: add missing unlock in error path.Dave Airlie2018-10-111-0/+1
* intel: Don't propagate conditional modifiers if a UD source is negatedJason Ekstrand2018-10-105-0/+50
* util: Add tests for fast integer division by constantsJason Ekstrand2018-10-104-0/+546
* util: Add power-of-two divisor support to compute_fast_udiv_infoMarek Olšák2018-10-102-2/+23
* util: Generalize fast integer division to be variable bit-widthJason Ekstrand2018-10-102-45/+39
* util: Add fast division helpersMarek Olšák2018-10-101-0/+44
* util: import public domain code for integer division by a constantMarek Olšák2018-10-104-0/+365
* util: Add a simple big math libraryJason Ekstrand2018-10-104-0/+115
* glsl: ignore trailing whitespace when define redefinedTimothy Arceri2018-10-103-3/+25
* intel/compiler: Don't handle fsign.satIan Romanick2018-10-092-23/+3
* nir/algebraic: Simplify fsat of fsignIan Romanick2018-10-091-0/+1
* nir/algebraic: sign(x)*x*x is abs(x)*xIan Romanick2018-10-091-0/+5
* nir: Add helper functions to get the instruction that generated a nir_srcIan Romanick2018-10-091-0/+23
* svga: change svga_destroy_shader_variant() to return voidBrian Paul2018-10-095-23/+6
* meson: Don't build glsl compiler tests unless OpenGL is enabledDylan Baker2018-10-092-2/+2
* meson: Only build gallium state tracker tests with shared_glapiDylan Baker2018-10-091-1/+1
* meson: only build clapi tests when OpenGL is being builtDylan Baker2018-10-092-2/+2
* nvc0: fix blitting red to srgb8_alphaIlia Mirkin2018-10-091-0/+4
* nv50,nvc0: guard against zero-size blitsIlia Mirkin2018-10-092-0/+14
* nv50,nvc0: mark RGBX_UINT formats as renderableIlia Mirkin2018-10-091-4/+4
* radv: add missing meson c++ visibility argumentsEric Engestrom2018-10-091-0/+1
* gbm: Add GBM_FORMAT_ARGB1555 supportMichel Dänzer2018-10-091-0/+4
* st/dri: Handle BGRA5551 formatMichel Dänzer2018-10-091-0/+13