summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965/Gen6-7: Fix point sprites with PolygonMode(GL_POINT)Chris Forbes2014-12-071-0/+6
* i965: Fix regs read for FS_OPCODE_INTERP_PER_SLOT_OFFSETChris Forbes2014-12-071-0/+2
* i965: Add opcode names for FS interpolation opcodesChris Forbes2014-12-071-0/+9
* mesa/st: don't use CMP / I2F for conditional assignments with native integersRoland Scheidegger2014-12-061-17/+45
* llvmpipe: decrease MAX_SCENES from 2 to 1Roland Scheidegger2014-12-062-1/+13
* draw: use the prim type from prim_info not emit in passthrough emitRoland Scheidegger2014-12-061-2/+2
* draw: use correct output prim for non-adjacent topologies in prim assembler.Roland Scheidegger2014-12-061-4/+4
* draw: kill off unneded prim assembler code for handling adjacency vertsRoland Scheidegger2014-12-062-60/+0
* gallium/docs: (trivial) remove STR opcode description.Roland Scheidegger2014-12-061-9/+0
* i965/fs: Perform CSE on MOV ..., VF instructions.Matt Turner2014-12-051-5/+11
* i965/fs: Try to emit LINE instructions on Gen <= 5.Matt Turner2014-12-052-0/+56
* i965/fs: Add support for generating the LINE instruction.Matt Turner2014-12-051-0/+4
* i965: Set the region of LINE's src0 to <0,1,0>.Matt Turner2014-12-051-1/+10
* i965: Give compile stats through KHR_debug.Matt Turner2014-12-052-0/+20
* mesa: Add a source parameter to _mesa_gl_debug.Matt Turner2014-12-057-2/+12
* vc4: Try swapping the regfile A to B to pair instructions.Eric Anholt2014-12-051-2/+62
* vc4: Allow pairing of some instructions that disagree about the WS bit.Eric Anholt2014-12-051-1/+47
* i965/gs: Avoid DW * DW mulBen Widawsky2014-12-051-2/+6
* vc4: Add separate write-after-read dependency tracking for pairing.Eric Anholt2014-12-051-20/+58
* vc4: Fix inverted priority of instructions for QPU scheduling.Eric Anholt2014-12-051-10/+10
* vc4: Refuse to merge two ops that both access shared functions.Eric Anholt2014-12-053-36/+55
* vc4: Allow dead code elimination of color reads.Eric Anholt2014-12-051-1/+1
* vc4: Add a debug flag for waiting for sync on submit.Eric Anholt2014-12-053-0/+11
* i965/fs: Move brw_file_from_reg() higher in the file.Matt Turner2014-12-051-14/+14
* i965/fs: Make brw_reg_from_fs_reg static and remove prototype.Matt Turner2014-12-052-72/+70
* i965: Use ~0 to represent true on all generations.Matt Turner2014-12-055-102/+120
* i965: Change the type of booleans to D.Matt Turner2014-12-053-25/+25
* i965/fs: Add a negate() function.Matt Turner2014-12-051-0/+8
* i965/vec4: Don't DCE flag-writing insts because dest was unused.Matt Turner2014-12-051-1/+1
* i965/vec4: Allow CSE on uniform-vec4 expansion MOVs.Matt Turner2014-12-056-1/+13
* glsl: Optimize scalar all_equal/any_nequal into equal/nequal.Matt Turner2014-12-051-0/+10
* mesa: Ensure stack is realigned on x86.José Fonseca2014-12-051-0/+3
* util/primconvert: Avoid point arithmetic; apply offset on all cases.José Fonseca2014-12-051-1/+2
* util/primconvert: take ib offset into accountIlia Mirkin2014-12-051-1/+1
* util/primconvert: support instanced renderingIlia Mirkin2014-12-051-0/+2
* util/primconvert: pass index bias throughIlia Mirkin2014-12-051-0/+1
* i965: Compute VS attribute WA bits earlier and check if they changed.Kenneth Graunke2014-12-044-37/+57
* egl/dri2: Log a warning if no platforms are enabled.Matt Turner2014-12-041-0/+1
* i965: Drop BRW_NEW_VERTEX_PROGRAM and _NEW_TRANSFORM from Gen4 VS state.Kenneth Graunke2014-12-041-3/+2
* i965: Drop BRW_NEW_VERTEX_PROGRAM from Gen7+ 3DSTATE_VS atoms.Kenneth Graunke2014-12-042-2/+0
* i965: Store floating point mode choice in brw_stage_prog_data.Kenneth Graunke2014-12-0411-43/+18
* i965: Make Gen4-5 and Gen8+ ALT checks use ctx->_Shader too.Kenneth Graunke2014-12-044-4/+4
* i965: Move PSCDEPTH calculations from draw time to compile time.Kenneth Graunke2014-12-046-52/+40
* freedreno/a4xx: unify vertex/texture formats into a single tableRob Clark2014-12-041-299/+180
* freedreno/a4xx: fd4_util -> fd4_formatRob Clark2014-12-0415-15/+15
* freedreno: update generated headers / a4xx fmt renameRob Clark2014-12-046-124/+124
* i965: Add var->location != -1 assertions.Kenneth Graunke2014-12-032-0/+3
* i965/fs: Don't offset uniform registers in half().Matt Turner2014-12-031-0/+4
* freedreno/a4xx: frag-depth fixesRob Clark2014-12-032-18/+24
* linker: Assign varying locations geometry shader inputs for SSOIan Romanick2014-12-031-0/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 18:01:01 +0000