summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* r600g: use the hw MSAA resolving if formats are compatibleMarek Olšák2016-05-061-1/+2
* Revert "i965: Switch to scalar TCS by default."Kenneth Graunke2016-05-051-1/+1
* st/omx/enc: fix incorrect reference picture order for B framesLeo Liu2016-05-051-7/+12
* i965/fs: Move handling of samples_identical into the switch statementJason Ekstrand2016-05-051-21/+19
* i965/fs: Simplify texture destination fixupsJason Ekstrand2016-05-051-21/+11
* i965/fs: stop inclinding glsl/ir.h in brw_fs.hJason Ekstrand2016-05-052-1/+1
* i965/fs: Merge nir_emit_texture and emit_textureJason Ekstrand2016-05-053-238/+162
* nir: remove now-unused nir_foreach_block*_call()Connor Abbott2016-05-051-38/+0
* vc4: fixup for new nir_foreach_block()Connor Abbott2016-05-054-48/+20
* ir3: fixup for new nir_foreach_block()Connor Abbott2016-05-051-30/+21
* nir/lower_double_ops: fixup for new nir_foreach_block()Jason Ekstrand2016-05-051-23/+9
* nir/lower_double_pack: fixup for new nir_foreach_block()Jason Ekstrand2016-05-051-26/+21
* nir/gather_info: fixup for new foreach_block()Jason Ekstrand2016-05-051-5/+5
* nir/lower_two_sided_color: fixup for new foreach_block()Connor Abbott2016-05-051-3/+5
* nir/lower_tex: fixup for new foreach_block()Connor Abbott2016-05-051-25/+22
* nir/lower_outputs_to_temporaries: fixup for new foreach_block()Connor Abbott2016-05-051-16/+12
* i965: Switch to scalar TCS by default.Kenneth Graunke2016-05-051-1/+1
* nir: Optimize out stores of undefs.Kenneth Graunke2016-05-051-0/+30
* nir: Replace vecN(undef, undef, ...) with a single undef.Kenneth Graunke2016-05-051-0/+33
* nir: Rename opt_undef_alu to opt_undef_csel; update comments.Kenneth Graunke2016-05-051-12/+13
* i965: Rework passthrough TCS checks.Kenneth Graunke2016-05-054-2/+5
* swr: [rasterizer core] Faster modulo operator in ProcessVertsTim Rowley2016-05-051-1/+4
* swr: [rasterizer] Small warning cleanupTim Rowley2016-05-052-8/+4
* swr: [rasterizer] Add SWR_ASSUME / SWR_ASSUME_ASSERT macrosTim Rowley2016-05-052-14/+52
* swr: [rasterizer] Miscellaneous backend changesTim Rowley2016-05-053-22/+31
* swr: [rasterizer] Add support for X24_TYPELESS_G8_UINT formatTim Rowley2016-05-053-7/+41
* swr: [rasterizer jitter] Fix printing bugs for tracing.Tim Rowley2016-05-051-81/+24
* swr: [rasterizer memory] Add missing store tiles functionTim Rowley2016-05-051-1/+4
* swr: [rasterizer jitter] Add asserts for supported formats in fetch shaderTim Rowley2016-05-051-0/+2
* swr: [rasterizer core] Fix thread allocationTim Rowley2016-05-051-17/+47
* swr: [rasterizer core] Fix threadviz support in bucketsTim Rowley2016-05-053-12/+14
* swr: [rasterizer] Whitespace cleanup and misc changesTim Rowley2016-05-055-5/+2
* radeonsi: mark descriptor loads as using dynamically uniform indicesNicolai Hähnle2016-05-051-5/+17
* i965/fs: Don't follow pow with an instruction with two dest regs.Matt Turner2016-05-051-0/+18
* swr: Remove stall waiting for core query counters.Bruce Cherniak2016-05-054-124/+81
* mesa/ubo: add missing compute cases for ubo/atomic buffersDave Airlie2016-05-051-0/+6
* mesa/compute: drop pointless casts.Dave Airlie2016-05-051-3/+3
* mesa: remove null check before freeThomas Hindoe Paaboel Andersen2016-05-052-4/+2
* freedreno: remove null check before freeThomas Hindoe Paaboel Andersen2016-05-051-2/+1
* nir: fix assert for wildcard pairsThomas Hindoe Paaboel Andersen2016-05-051-1/+1
* glapi: fix parameter type for GetSamplerParameterIuivEXT() in es_EXT.xmlBrian Paul2016-05-041-2/+2
* mesa: include texture format in glGenerateMipmap error messageBrian Paul2016-05-041-1/+2
* main: uses casts to silence some _mesa_debug() format warningsBrian Paul2016-05-041-4/+6
* i965: Implement ARB_query_buffer_object for HSW+Jordan Justen2016-05-048-3/+501
* i965/gen6+: Add load register immediate helper functionsJordan Justen2016-05-042-0/+36
* i965/hsw+: Add support for copying a registerJordan Justen2016-05-043-0/+18
* i965/gen6+: Add support for storing immediate data into a bufferJordan Justen2016-05-043-0/+50
* i965: Add MI_MATH reg defs for HSW+Jordan Justen2016-05-041-0/+38
* i965: Add brw_store_register_mem32Jordan Justen2016-05-042-0/+28
* i965: Use offset instead of index in brw_store_register_mem64Jordan Justen2016-05-045-54/+52
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 08:45:56 +0000