summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* radv: drop user_sgpr_info::sgpr_countSamuel Pitoiset2018-05-221-13/+11
* radv: add support for 32-bit pointers in user data SGPRsSamuel Pitoiset2018-05-224-21/+40
* radv: add set_loc_shader_ptr() helperSamuel Pitoiset2018-05-221-7/+13
* radv: allocate descriptor BOs in the 32-bit addr spaceSamuel Pitoiset2018-05-221-1/+2
* radv: allocate the upload BO in the 32-bit addr spaceSamuel Pitoiset2018-05-221-1/+2
* radv: set amdgpu-32bit-address-high-bits LLVM attributeSamuel Pitoiset2018-05-223-0/+8
* radv/winsys: allow to allocate BOs in the 32-bit addr spaceSamuel Pitoiset2018-05-222-1/+3
* radv/winsys: request high addressSamuel Pitoiset2018-05-221-4/+6
* i965/glk: Add l3 banks count for 2x6 configurationAnuj Phogat2018-05-211-1/+1
* v3d: Include v3d_drm.h path.Vinson Lee2018-05-211-0/+1
* radv: fix centroid interpolationSamuel Pitoiset2018-05-211-3/+0
* radv: Cleanup unused prime blit path.Bas Nieuwenhuizen2018-05-212-25/+0
* radv: Fix SRGB compute copies.Bas Nieuwenhuizen2018-05-212-0/+42
* android: enable VK_ANDROID_native_bufferTapani Pälli2018-05-211-3/+0
* virgl: set texture buffer offset alignment to disable ARB_texture_buffer_range.Dave Airlie2018-05-211-1/+1
* mesa: stop hiding query parameters from OpenGL compatTimothy Arceri2018-05-211-14/+7
* radv: fix VK_EXT_descriptor_indexingChristoph Haag2018-05-201-1/+1
* ac/surface: Only align linear power of two fmt textures.Bas Nieuwenhuizen2018-05-201-2/+2
* amd/addrlib: Use defines in autotools build.Bas Nieuwenhuizen2018-05-201-0/+1
* r600/compute: Mark several functions as staticAaron Watry2018-05-192-30/+29
* r600/compute: Remove unused compute_memory_pool functionsAaron Watry2018-05-192-103/+0
* draw: get rid of special logic to not emit null trisRoland Scheidegger2018-05-191-38/+0
* nir: Implement optional b2f->iand loweringAlyssa Rosenzweig2018-05-182-1/+7
* radeonsi: skip ES output stores for undefined output componentsMarek Olšák2018-05-181-0/+3
* i965: isl: Move the MCS gen7+ assertion into ISLNanley Chery2018-05-182-2/+2
* i965/miptree: Remove format assertion in alloc_auxNanley Chery2018-05-181-5/+0
* i965/miptree: Simplify the switch in supports_ccsNanley Chery2018-05-181-5/+1
* i965: Make get_ccs_surf succeed in alloc_auxNanley Chery2018-05-182-10/+11
* llvmpipe: fix check for a no-op shaderBrian Paul2018-05-181-2/+4
* radv: pass radv_nir_compiler_options directly to create_llvm_function()Samuel Pitoiset2018-05-181-4/+3
* st/mesa: only define GLSL 1.4 for compat if driver supports itChristian Gmeiner2018-05-181-1/+1
* vbo: remove MaxVertexAttribStride assert check.Dave Airlie2018-05-181-1/+0
* mesa: drop GL_EXT_polygon_offset supportTimothy Arceri2018-05-188-36/+0
* tgsi: fix incorrect tgsi_shader_info::num_tokens computationBrian Paul2018-05-171-2/+1
* radv: add radv_emit_shader_pointer() helperSamuel Pitoiset2018-05-173-13/+18
* radv: add some helpers for cleaning up radv_get_preamble_cs()Samuel Pitoiset2018-05-171-86/+128
* amd: remove support for LLVM 4.0Marek Olšák2018-05-1710-223/+113
* mesa: The glArrayElement api is independent of the current program.Mathias Fröhlich2018-05-172-2/+2
* mesa: Flag _NEW_ARRAY only if we are changing ctx->Array.VAO.Mathias Fröhlich2018-05-171-6/+14
* mesa: Remove flush_vertices argument from VAO methods.Mathias Fröhlich2018-05-179-57/+51
* mesa: Remove FLUSH_VERTICES from VAO state changes.Mathias Fröhlich2018-05-171-59/+6
* swr/rast: Added FEClipRectangles eventAlok Hota2018-05-172-0/+4
* swr/rast: Whitespace and tab-to-spaces changesAlok Hota2018-05-175-17/+18
* swr/rast: fix VCVTPD2PS generation for AVX512Alok Hota2018-05-171-2/+10
* swr/rast: Rectlist support for GSAlok Hota2018-05-176-1/+102
* swr/rast: Remove unneeded virtual from methodsAlok Hota2018-05-171-2/+2
* broadcom/vc4: Native fence fd supportStefan Schake2018-05-176-11/+107
* broadcom/vc4: Store job fence in syncobjStefan Schake2018-05-173-4/+35
* broadcom/vc4: Detect syncobj supportStefan Schake2018-05-172-0/+7
* v3d: Add support for glSampleMask / glSampleCoverage.Eric Anholt2018-05-177-5/+36