summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* glsl: add SYSTEM_VALUE_VERTEX_CNTRob Clark2015-09-172-0/+7
* freedreno/ir3: switch to shader_enums.h interp constantsRob Clark2015-09-174-41/+20
* nv50,nvc0: flush texture cache in presence of coherent bufsIlia Mirkin2015-09-172-0/+39
* nv50,nvc0: detect underlying resource changes and update ticIlia Mirkin2015-09-172-0/+43
* vc4: Try to pair up instructions when only one of them has PM bitBoyan Ding2015-09-171-47/+76
* i965/vec4: Use nir_move_vec_src_uses_to_destJason Ekstrand2015-09-171-0/+3
* nir: Add a pass to rewrite uses of vecN sources to the vecN destinationJason Ekstrand2015-09-173-0/+199
* nir: Add comments to nir_index_instrs and nir_index_ssa_defsJason Ekstrand2015-09-171-0/+8
* nir: Add a generic instruction indexJason Ekstrand2015-09-172-0/+22
* mesa: Fix texture compression on big-endian systemsUlrich Weigand2015-09-174-7/+14
* st/xa: Use PIPE_FORMAT_R8_UNORM when availableThomas Hellstrom2015-09-172-34/+34
* mesa: return initial value for VALIDATE_STATUS if pipe not boundTapani Pälli2015-09-171-1/+2
* mesa: return initial value for PROGRAM_SEPARABLE when not linkedTapani Pälli2015-09-171-1/+2
* mesa: enable query of PROGRAM_PIPELINE_BINDING for ES 3.1Tapani Pälli2015-09-171-3/+3
* nir: support indirect indexing samplers in struct arraysTimothy Arceri2015-09-171-76/+88
* glsl: add helper for calculating offsets for struct membersTimothy2015-09-172-0/+34
* glsl: make variables privateTimothy Arceri2015-09-171-11/+11
* glsl: store uniform slot id in var location fieldTimothy Arceri2015-09-173-3/+24
* glsl: assign hidden uniforms their slot id earlierTimothy Arceri2015-09-171-49/+41
* glsl: order indices for samplers inside a struct arrayTimothy Arceri2015-09-172-18/+103
* Revert "mesa/extensions: restrict GL_OES_EGL_image to GLES"Dave Airlie2015-09-171-1/+2
* freedreno/a3xx: use NUM_USER_CLIP_PLANES helper instead of magic numberIlia Mirkin2015-09-161-1/+2
* freedreno/a3xx: fix blending of L8 formatIlia Mirkin2015-09-161-0/+2
* freedreno/a3xx: add support for dual-source blendingIlia Mirkin2015-09-167-6/+32
* vc4: convert from tgsi semantic/index to varying-slotEric Anholt2015-09-167-147/+106
* gallium/ttn: Convert to using VARYING_SLOT_* / FRAG_RESULT_*.Eric Anholt2015-09-166-47/+239
* nv50, nvc0: fix max texture buffer size to 128M elementsIlia Mirkin2015-09-162-2/+2
* st/mesa: avoid integer overflows with buffers >= 512MBIlia Mirkin2015-09-161-2/+2
* mesa: move GL_APPLE_object_purgeable functions to new fileBrian Paul2015-09-166-388/+461
* mesa: remove trailing whitespace in bufferobj.cBrian Paul2015-09-161-7/+7
* mesa: whitespace, line wrap fixes in varray.cBrian Paul2015-09-161-12/+20
* nir/print: print symbolic names from shader-enumRob Clark2015-09-161-3/+42
* nir/print: bit of state refactoringRob Clark2015-09-161-109/+152
* glsl: shader-enum to name debug fxnsRob Clark2015-09-164-1/+261
* freedreno: one screen to rule them allRob Clark2015-09-164-4/+125
* freedreno/ir3: use NIR to lower ffract instead of tgsi_loweringRob Clark2015-09-161-1/+1
* nir: add lowering for ffractRob Clark2015-09-162-0/+4
* i965/fs: The barrier send uses only 1 payload registerJordan Justen2015-09-152-2/+5
* nir/builder: Use a normal temporary array in nir_channelJason Ekstrand2015-09-151-1/+2
* freedreno/a4xx: more texture formatsRob Clark2015-09-151-7/+8
* freedreno/a4xx: border-color supportRob Clark2015-09-154-2/+31
* freedreno/a4xx: wire up texture clamp loweringRob Clark2015-09-152-20/+80
* freedreno: helper for a3xx/a4xx border-colorsRob Clark2015-09-154-67/+99
* freedreno: update generated headersRob Clark2015-09-155-17/+37
* nir/lower_vec_to_movs: Coalesce into destinations of fdot instructionsJason Ekstrand2015-09-151-13/+36
* i965/vec4: Use the replicated fdot instruction in NIRJason Ekstrand2015-09-152-3/+11
* nir: Add a fdot instruction that replicates the result to a vec4Jason Ekstrand2015-09-153-0/+12
* nir/lower_vec_to_movs: Coalesce movs on-the-fly when possibleJason Ekstrand2015-09-151-0/+85
* nir/lower_vec_to_movs: Get rid of start_idx and swizzle compactingJason Ekstrand2015-09-151-20/+13
* i965/vec4_nir: Use partial SSA form rather than full non-SSAJason Ekstrand2015-09-153-4/+20