summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* intel/vulkan: Get rid of recursive makeJason Ekstrand2017-03-138-306/+305
* intel/tools: Use a makefile included from intel/Makefile.amJason Ekstrand2017-03-133-41/+19
* intel/compiler: whitespace cleanupsEmil Velikov2017-03-132-5/+0
* intel/compiler: link all tests again gtest, even test_eu_compact"Emil Velikov2017-03-132-27/+13
* i965: remove i965_symbols_test reference from .gitignoreEmil Velikov2017-03-131-1/+0
* i965: Move the back-end compiler to src/intel/compilerJason Ekstrand2017-03-13138-270/+306
* i965: split EU defines to brw_eu_defines.hEmil Velikov2017-03-1319-1198/+1264
* util/bitscan: use correct signature for ffs/ffsllEmil Velikov2017-03-132-6/+6
* i965: add missing brw_defines.h include in brw_program.cEmil Velikov2017-03-131-0/+1
* i965: add missing brw_defines.h include in brw_program.cEmil Velikov2017-03-131-0/+1
* i965: add missing #include <assert.h> in brw_inst.hEmil Velikov2017-03-131-0/+1
* i965: move brw_define.h ifndef guard to the topEmil Velikov2017-03-131-3/+3
* i965: remove unused macros from brw_defines.hEmil Velikov2017-03-131-19/+1
* i965: remove unused brw_program.h includeEmil Velikov2017-03-137-7/+0
* i965: remove duplicate declaration of brw_mark_surface_usedEmil Velikov2017-03-131-4/+0
* i965: remove dead brw_new_shader() declarationEmil Velikov2017-03-131-2/+0
* i965: remove unused brw_cs.h includeEmil Velikov2017-03-131-1/+0
* anv: Stop including brw_context.hJason Ekstrand2017-03-131-1/+1
* intel/isl: Stop linking libi965_compiler.la into testsJason Ekstrand2017-03-131-1/+0
* vulkan/wsi: Generate wayland protocol headers separately from EGLJason Ekstrand2017-03-136-15/+23
* radv/wsi: Don't include wayland headersEmil Velikov2017-03-131-3/+0
* anv/wsi: Don't include wayland headersJason Ekstrand2017-03-131-3/+0
* wayland: move .gitignore where applicableEmil Velikov2017-03-131-0/+0
* st/va: add config support for 10bit decoding v2Christian König2017-03-132-4/+21
* st/va: add support for allocating 10bpp surfacesChristian König2017-03-131-9/+15
* st/va: add support for P010 and P016 formats v3Christian König2017-03-134-3/+22
* st/va: clear the video surface on allocationChristian König2017-03-131-4/+35
* st/va: cleanup error handling in vlVaCreateSurfaces2Christian König2017-03-131-25/+27
* radeon/uvd: enable 10bit HEVC decode v2Christian König2017-03-132-8/+20
* radeon/UVD: fix the decoding target pitch calculationChristian König2017-03-131-1/+1
* vl/video_buffer: add support for P016Christian König2017-03-131-0/+10
* gallium: add P016 formatChristian König2017-03-134-0/+42
* i965: Delete unused last_ring local.Kenneth Graunke2017-03-121-1/+0
* radv: Store shaders in VRAM.Bas Nieuwenhuizen2017-03-132-2/+2
* radv/ac: move to new image intrinsics.Dave Airlie2017-03-131-145/+77
* radv: disabled scaled formats for transfers.Dave Airlie2017-03-131-7/+10
* util/u_queue: make u_queue accessible to cppTimothy Arceri2017-03-131-0/+8
* glsl: don't use ralloc for blob creationTimothy Arceri2017-03-135-22/+17
* gallium/util: replace pipe_thread_setname() with u_thread_setname()Timothy Arceri2017-03-123-15/+3
* gallium/util: replace pipe_thread_get_time_nano() with u_thread_get_time_nano()Timothy Arceri2017-03-121-17/+1
* gallium/util: replace pipe_thread_create() with u_thread_create()Timothy Arceri2017-03-127-33/+7
* gallium/util: move u_queue.{c,h} to src/utilTimothy Arceri2017-03-124-2/+2
* gallium/util: make use of new u_thread.h in u_queue.{c,h}Timothy Arceri2017-03-122-4/+6
* util: add u_thread.hTimothy Arceri2017-03-122-0/+90
* gallium/util: use standard malloc/calloc/free in u_queue.cTimothy Arceri2017-03-121-10/+10
* gallium/util: move u_string.h to src/util/u_string.hTimothy Arceri2017-03-125-3/+3
* gallium/util: remove unused header from u_string.hTimothy Arceri2017-03-121-1/+0
* gallium/util: remove unused util_strbuf*Timothy Arceri2017-03-121-37/+0
* gallium/util: remove unused util_memmove()Timothy Arceri2017-03-121-20/+0
* glsl: don't recompile a shader on fallback unless neededTimothy Arceri2017-03-121-0/+7