summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* svga: fix use of provoking vertex controlBrian Paul2016-07-081-1/+4
* vl: add half pixel to v_tex before adding offsetsNayan Deshmukh2016-07-081-0/+2
* nvc0/ir: remove unused resource info loading helpersSamuel Pitoiset2016-07-082-28/+0
* nvc0/ir: refactor the surfaces info loading logicSamuel Pitoiset2016-07-082-82/+44
* nvc0/ir: move the shift left op inside loadTexHandle()Samuel Pitoiset2016-07-081-8/+6
* radeonsi: disable multi-threading when shader dumps are enabledNicolai Hähnle2016-07-081-0/+1
* radeonsi: use multi-threaded compilation in debug contextsNicolai Hähnle2016-07-081-4/+4
* st/mesa: set debug callback async flagNicolai Hähnle2016-07-084-5/+8
* gallium: add async flag to pipe_debug_callbackNicolai Hähnle2016-07-083-2/+14
* radeonsi: catch a potential state tracker error with non-MSAA FBsNicolai Hähnle2016-07-081-0/+6
* radeonsi: explicitly choose center locations for 1xAA on PolarisNicolai Hähnle2016-07-085-18/+48
* r600g: call cayman_emit_msaa_sample_locs only when neededNicolai Hähnle2016-07-081-1/+2
* mesa: Mark R*32F formats as filterable when an extension is present.Kenneth Graunke2016-07-083-3/+19
* i965/blorp: fix indentation levelEric Engestrom2016-07-081-1/+1
* i965: Fix remaining flush vs invalidate race conditions in brw_emit_pipe_cont...Francisco Jerez2016-07-072-0/+27
* i965: Make room in the batch epilogue for three more pipe controls.Francisco Jerez2016-07-072-10/+10
* i965: Emit SKL VF cache invalidation W/A from brw_emit_pipe_control_flush.Francisco Jerez2016-07-071-9/+10
* i965: Emit SNB write cache flush W/A from brw_emit_pipe_control_flush.Francisco Jerez2016-07-074-35/+11
* egl: restrict swap_available dri2_egl_display field to X11Frank Binns2016-07-072-3/+1
* egl: Fix the bad surface attributes combination checking for pbuffers. (v3)Guillaume Charifi2016-07-071-21/+15
* egl/display: remove unnecessary code and make it easier to readEric Engestrom2016-07-071-15/+14
* mesa: Make single-buffered GLES representation internally consistentGurchetan Singh2016-07-073-2/+30
* mesa: don't install GLX files if GLX is not builtAkihiko Odaki2016-07-071-0/+4
* nir: add glsl_dvec_type() helperTimothy Arceri2016-07-062-0/+7
* osmesa: Export OSMesaCreateContextAttribs.Mathias Fröhlich2016-07-074-0/+4
* i965: consolidate generation checkTimothy Arceri2016-07-071-6/+6
* i965: don't copy VS attribute work arounds for HSW+Timothy Arceri2016-07-071-2/+4
* i965: add double packing support to tess stagesTimothy Arceri2016-07-071-9/+18
* i965: add double support packing support to gs inputsTimothy Arceri2016-07-071-2/+3
* nir: add glsl_double_type() helperTimothy Arceri2016-07-072-0/+7
* i965: add indirect packing support to gs load inputsTimothy Arceri2016-07-071-3/+15
* i965: add indirect packing support for tcs and tesTimothy Arceri2016-07-071-4/+29
* i965: add component packing support for tcsTimothy Arceri2016-07-071-3/+8
* i965: add component packing support for tesTimothy Arceri2016-07-071-5/+33
* i965: add component packing support for gsTimothy Arceri2016-07-072-5/+19
* nir: use the same driver location for packed varyingsTimothy Arceri2016-07-075-9/+38
* nir: add new intrinsic field for storing component offsetTimothy Arceri2016-07-074-6/+23
* i965/docs: update Intel Linux Graphics URLsEric Engestrom2016-07-062-2/+2
* anv: gitignore anv_timestamp.hChad Versace2016-07-061-0/+1
* radeon/llvm: Use alloca instructions for larger arraysTom Stellard2016-07-062-25/+151
* radeon/llvm: Add helpers for loading and storing data from arrays.Tom Stellard2016-07-061-10/+41
* radeon/llvm: Remove uses_temp_indirect_addressing() functionTom Stellard2016-07-061-23/+1
* anv: vulkan: remove the anv_device.$(OBJEXT) ruleEmil Velikov2016-07-062-4/+3
* vbo: fix attr resetRob Clark2016-07-063-7/+10
* list: fix list_replace() for empty listsRob Clark2016-07-061-4/+10
* gallium: un-inline pipe_surface_descRob Clark2016-07-061-11/+12
* gallium/util: make util_copy_framebuffer_state(src=NULL) workRob Clark2016-07-061-11/+26
* winsys/amdgpu: avoid flushed depth when possibleNicolai Hähnle2016-07-061-3/+8
* gallium/radeon: add depth/stencil_adjusted output to surface computationNicolai Hähnle2016-07-063-2/+14
* gallium/radeon: allocate only the required plane for flushed depthNicolai Hähnle2016-07-061-3/+34
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 16:43:57 +0000