summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* vc4: Add support for swizzles of 32 bit float vertex attributes.Eric Anholt2014-08-082-20/+73
* vc4: Add support for the TGSI FRC opcode.Eric Anholt2014-08-081-0/+18
* vc4: Add support for the TGSI TRUNC opcode.Eric Anholt2014-08-084-0/+15
* vc4: Crank up the tile allocation BO sizeEric Anholt2014-08-081-2/+2
* vc4: Add support for multiple attributesEric Anholt2014-08-084-69/+46
* vc4: Add more useful debug for the undefined-source caseEric Anholt2014-08-081-5/+12
* vc4: Add support for the lit opcode.Eric Anholt2014-08-082-1/+45
* vc4: Add support for the POW opcodeEric Anholt2014-08-081-0/+15
* vc4: Refactor uniform handling.Eric Anholt2014-08-081-27/+27
* vc4: Add support for the LRP opcode.Eric Anholt2014-08-081-0/+20
* vc4: Add copy propagation between temps.Eric Anholt2014-08-084-0/+81
* vc4: Add dead code elimination.Eric Anholt2014-08-084-3/+94
* vc4: Add an initial pass of algebraic optimization.Eric Anholt2014-08-085-4/+125
* vc4: Add support for CMP.Eric Anholt2014-08-084-1/+48
* vc4: Make scheduling of NOPs a separate step from QIR -> QPU translation.Eric Anholt2014-08-083-90/+212
* vc4: Add WIP support for varyings.Eric Anholt2014-08-086-8/+59
* vc4: Use r3 instead of r5 for temps, since r5 only has 32 bits of storageEric Anholt2014-08-081-8/+8
* vc4: Fix emit of ABSEric Anholt2014-08-081-1/+11
* vc4: Add shader variant caching to handle FS output swizzle.Eric Anholt2014-08-083-65/+232
* vc4: Load the tile buffer before incrementally drawing.Eric Anholt2014-08-082-27/+50
* vc4: Don't reallocate the tile alloc/state bos every frame.Eric Anholt2014-08-082-10/+21
* vc4: Add VC4_DEBUG env optionEric Anholt2014-08-085-14/+63
* vc4: Add support for SNE/SEQ/SGE/SLT.Eric Anholt2014-08-086-11/+96
* vc4: Use the user's actual first vertex attribute.Eric Anholt2014-08-084-35/+70
* vc4: Fix UBO allocation when no uniforms are used.Eric Anholt2014-08-081-1/+2
* vc4: Add initial support for math opcodesEric Anholt2014-08-082-1/+41
* vc4: Switch to actually generating vertex and fragment shader code from TGSI.Eric Anholt2014-08-0812-247/+1243
* vc4: Start converting the driver to use vertex shaders.Eric Anholt2014-08-083-45/+177
* vc4: Initial skeleton driver import.Eric Anholt2014-08-0833-0/+4608
* draw: (trivial) use information about gs being present from variant keyRoland Scheidegger2014-08-091-5/+4
* draw: don't use clipvertex output if user plane clipping is disabledRoland Scheidegger2014-08-091-2/+2
* i965: Get rid of backend_instruction::samplerChris Forbes2014-08-097-11/+0
* i965/vec4/Gen8: Use src1 for sampler_index instead of ->sampler fieldChris Forbes2014-08-092-7/+15
* i965/vec4/Gen4-7: Use src1 for sampler_index instead of ->sampler fieldChris Forbes2014-08-092-8/+15
* i965/vec4: Pass sampler index in src1 for texture opsChris Forbes2014-08-092-7/+11
* i965/vec4: Collect all emits of texture ops into one placeChris Forbes2014-08-091-26/+12
* i965/fs/Gen8: Pass sampler_index to generate_texChris Forbes2014-08-092-7/+14
* i965/fs/Gen4-7: Pass sampler_index to generate_texChris Forbes2014-08-092-7/+14
* i965/blorp: Put sampler index in src1 of texture opsChris Forbes2014-08-091-1/+2
* i965/fs: pass sampler as src1 of texture opChris Forbes2014-08-093-23/+25
* i965/fs: Collect all emits of texture ops for Gen5/6 into one placeChris Forbes2014-08-091-13/+18
* i965/fs: Collect all emits of texture ops for Gen4 into one placeChris Forbes2014-08-091-20/+11
* util: remove ralloc_testEmil Velikov2014-08-083-105/+5
* gallivm: Handle MSAA textures in emit_fetch_texelsDarius Goad2014-08-081-2/+7
* draw: hack around weird primitive id input in gsRoland Scheidegger2014-08-083-5/+21
* draw: fix prim id float cast for non-llvm pathRoland Scheidegger2014-08-081-8/+4
* clover: Add support for CL_MAP_WRITE_INVALIDATE_REGIONBruno Jiménez2014-08-082-0/+14
* ilo: break down the format tableChia-I Wu2014-08-081-299/+431
* i965: Emit a performance warning on conditional rendering.Kenneth Graunke2014-08-081-0/+5
* i965: Set ExecSize to 16 for loop instructions in SIMD16 shaders.Kenneth Graunke2014-08-081-5/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 14:23:12 +0000