summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* st/mesa: handle array textures in st_texture_image_copyDave Airlie2014-06-191-0/+8
* radeonsi: cosmetic changes in si_shader.cMarek Olšák2014-06-191-18/+13
* radeonsi: implement ARB_texture_gather and Gather functions from GLSL 4.00Marek Olšák2014-06-192-12/+123
* st/mesa: fix geometry shader max texture limit in state validationMarek Olšák2014-06-191-1/+1
* r600g: fix the max vertex shader input limitMarek Olšák2014-06-191-1/+1
* meta: Respect the driver's maximum number of draw buffersIan Romanick2014-06-181-2/+2
* gallivm: fix SCALED -> NORM conversionsRoland Scheidegger2014-06-181-16/+23
* mesa: Remove glClear optimization based on drawable sizeKristian Høgsberg2014-06-181-5/+0
* mesa: In emit_texenv() type mismatch was forced with typecastJuha-Pekka Heikkila2014-06-181-8/+9
* radeon/uvd: disable VC-1 simple/main on UVD 2.xGrigori Goronzy2014-06-181-1/+4
* radeonsi: add sampling of 4:2:2 subsampled texturesGrigori Goronzy2014-06-183-40/+71
* util/u_format: move utility function from r600gGrigori Goronzy2014-06-183-11/+15
* radeon/vce: set number of cpbs based on levelLeo Liu2014-06-182-5/+61
* radeon/vce: implement h264 level supportLeo Liu2014-06-181-1/+1
* st/omx/enc: implement h264 level supportLeo Liu2014-06-181-0/+39
* vl: add level interfaceLeo Liu2014-06-181-0/+1
* st/st/omx: fix switch-case indentation in vid_enc.cLeo Liu2014-06-181-16/+16
* glx: Add an error message when a direct renderer's createScreen() routine failsJon TURNEY2014-06-184-4/+12
* i965/vec4: unit test for copy propagation and writemaskChia-I Wu2014-06-181-0/+30
* i965/vec4/gs: Silence warning about unused 'success' in release build.Matt Turner2014-06-171-0/+1
* i965/disasm: Mark three_source_reg_encoding[] static.Matt Turner2014-06-171-1/+1
* i965/blorp: Remove unused 'brw' member.Matt Turner2014-06-171-2/+0
* i965/blorp: Mark branch unreachable to silence uninitialized var warning.Matt Turner2014-06-171-0/+1
* i965: Silence warning about unused brw in release builds.Matt Turner2014-06-171-2/+1
* i965: Mark backend_instruction and bblock_t as structs.Matt Turner2014-06-172-2/+2
* i965: Use standard SSE intrinsics instead of gcc built-ins.Matt Turner2014-06-171-5/+7
* mesa: Remove unused functions from perfomance query code.Matt Turner2014-06-171-13/+0
* mesa: Remove unused extra_EXT_texture_integer.Matt Turner2014-06-171-5/+0
* mesa: Mark default case unreachable to silence warning.Matt Turner2014-06-171-0/+1
* egl: Remove unused variable dri_driver_path.Matt Turner2014-06-171-2/+0
* swrast: Remove unused solve_plane_recip().Matt Turner2014-06-171-14/+0
* glsl: Remove 'struct' from ir_variable declaration.Matt Turner2014-06-171-1/+1
* Revert "i965: Add 'wait' instruction support"Matt Turner2014-06-173-34/+0
* i965/fs: Optimize SEL with the same sources into a MOV.Matt Turner2014-06-171-1/+7
* i965/fs: Perform CSE on texture operations.Matt Turner2014-06-171-1/+10
* i965/fs: Copy propagate from load_payload.Matt Turner2014-06-171-0/+22
* i965/fs: Perform CSE on load_payload instructions if it's not a copy.Matt Turner2014-06-171-0/+18
* i965/fs: Support register coalescing on LOAD_PAYLOAD operands.Matt Turner2014-06-171-10/+54
* i965/fs: Emit load_payload instead of multiple MOVs for large VGRFs.Matt Turner2014-06-171-12/+21
* i965/fs: Only consider real sources when comparing instructions.Matt Turner2014-06-171-4/+15
* i965/fs: Apply cube map array fixup and restore the payload.Matt Turner2014-06-171-1/+14
* i965/fs: Use LOAD_PAYLOAD in emit_texture_gen7().Matt Turner2014-06-171-62/+73
* i965/fs: Lower LOAD_PAYLOAD and clean up.Matt Turner2014-06-172-0/+39
* i965/fs: Add SHADER_OPCODE_LOAD_PAYLOAD.Matt Turner2014-06-175-0/+33
* glsl: type check between switch init-expression and caseTapani Pälli2014-06-171-3/+45
* nv50/ir: Remove NV50_SEMANTIC_VIEWPORTINDEXTobias Klausmann2014-06-162-2/+1
* nvc0: implement multiple viewports/scissors, enable ARB_viewport_arrayTobias Klausmann2014-06-167-63/+113
* nv50: make sure to mark first scissor dirty after blitIlia Mirkin2014-06-161-0/+1
* i965: Use 8x4 aligned rectangles for HiZ operations on Broadwell.Kenneth Graunke2014-06-161-4/+16
* i965: Make INTEL_DEBUG=mip print out whether HiZ is enabled.Kenneth Graunke2014-06-161-0/+2