summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* gallium/format: add support for X24S8 and S8X24 formats.Dave Airlie2010-10-136-0/+107
* gallium/tgsi: add support for stencil writes.Dave Airlie2010-10-137-8/+28
* i965: Don't rebase the index buffer to min 0 if any arrays are in VBOs.Eric Anholt2010-10-124-11/+15
* intel: Allow CopyTexSubImage to InternalFormat 3/4 textures, like RGB/RGBA.Eric Anholt2010-10-121-0/+2
* i965: Fix missing "break;" in i2b/f2b, and missing AND of CMP result.Eric Anholt2010-10-121-2/+3
* glsl: Fix incorrect assertionIan Romanick2010-10-121-1/+1
* mesa: Validate assembly shaders when GLSL shaders are usedIan Romanick2010-10-121-12/+40
* llvmpipe: make sure intrinsics code is guarded with PIPE_ARCH_SSEKeith Whitwell2010-10-121-40/+42
* st/xorg: Fix typoThomas Hellstrom2010-10-121-1/+1
* ir_to_mesa: assorted clean-ups, const qualifiers, new commentsBrian Paul2010-10-121-14/+45
* gallivm: Name anonymous union.José Fonseca2010-10-122-7/+7
* st/xlib: add some commentsBrian Paul2010-10-121-0/+8
* glsl2: fix signed/unsigned comparison warningBrian Paul2010-10-121-1/+1
* llmvpipe: improve mm_mullo_epi32José Fonseca2010-10-121-4/+3
* st/xorg: Don't try to remove invalid fbsThomas Hellstrom2010-10-121-3/+5
* xorg/vmwgfx: Don't hide HW cursors when updating themThomas Hellstrom2010-10-121-0/+1
* st/xorg: Add a customizer option to get rid of annoying cursor update flickerThomas Hellstrom2010-10-123-1/+12
* xorg/vmwgfx: Make vmwarectrl work also on 64-bit serversThomas Hellstrom2010-10-121-0/+1
* st/xorg: Don't try to use option values before processing optionsThomas Hellstrom2010-10-121-13/+13
* Revert "llvmpipe: try to keep plane c values small"Keith Whitwell2010-10-122-24/+17
* gallivm: don't branch on KILLs near end of shaderKeith Whitwell2010-10-121-10/+47
* r600g: add missing file to sconscriptKeith Whitwell2010-10-121-0/+1
* gallium: move sse intrinsics debug helpers to u_sse.hKeith Whitwell2010-10-123-117/+79
* llvmpipe: Fix MSVC build.José Fonseca2010-10-121-18/+18
* llvmpipe: fix typo in last commitKeith Whitwell2010-10-121-2/+2
* llvmpipe: try to keep plane c values smallKeith Whitwell2010-10-122-17/+24
* llvmpipe: add debug helpers for epi32 etcKeith Whitwell2010-10-121-0/+115
* llvmpipe: try to do more of rast_tri_3_16 with intrinsicsKeith Whitwell2010-10-122-9/+271
* llvmpipe: Do not dispose the execution engine.José Fonseca2010-10-121-3/+0
* nouveau: Get larger push buffers.Francisco Jerez2010-10-123-3/+3
* dri/nouveau: Initialize tile_flags when allocating a render target.Francisco Jerez2010-10-122-6/+14
* r600g: fix typo in vertex sampling on r600Dave Airlie2010-10-121-1/+1
* i965: Always use the new FS backend on gen6.Eric Anholt2010-10-111-2/+7
* i965: Fix gen6 pixel_[xy] setup to avoid mixing int and float src operands.Eric Anholt2010-10-111-6/+15
* i965: Don't compute-to-MRF in gen6 VS math.Eric Anholt2010-10-111-7/+15
* i965: Expand uniform args to gen6 math to full registers to get hstride == 1.Eric Anholt2010-10-111-0/+25
* i965: Don't compute-to-MRF in gen6 math instructions.Eric Anholt2010-10-111-0/+16
* i965: Add a couple of checks for gen6 math instruction limits.Eric Anholt2010-10-111-0/+26
* i965: Don't consider gen6 math instructions to write to MRFs.Eric Anholt2010-10-111-17/+38
* glsl: Changes in generated file glsl_lexer.cppChad Versace2010-10-111-691/+716
* glsl: Add lexer rules for uint and uvecN (N=2..4)Chad Versace2010-10-111-0/+4
* glsl: Add glsl_type::uvecN_type for N=2,3Chad Versace2010-10-112-0/+4
* intel_extensions: Add ability to set GLSL version via environmentChad Versace2010-10-111-1/+18
* r200: revalidate after radeon_update_renderbuffersDaniel Vetter2010-10-113-3/+10
* i965: Compute to MRF in the new FS backend.Eric Anholt2010-10-112-0/+124
* i965: Give the FB write and texture opcodes the info on base MRF, like math.Eric Anholt2010-10-112-38/+48
* i965: Give the math opcodes information on base mrf/mrf len.Eric Anholt2010-10-112-12/+57
* i965: Move FS backend structures to a header.Eric Anholt2010-10-115-363/+407
* i965: Reduce register interference checks for changed FS_OPCODE_DISCARD.Eric Anholt2010-10-111-5/+2
* i965: Split FS_OPCODE_DISCARD into two steps.Eric Anholt2010-10-111-9/+23
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-05 00:04:56 +0000