summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965: Fix aux-surface size checkDaniel Stone2018-02-172-3/+12
* radeonsi: implement 32-bit pointers in user data SGPRs (v2)Marek Olšák2018-02-177-59/+141
* radeonsi: disallow constant buffers with a 64-bit address in slot 0Marek Olšák2018-02-172-1/+9
* radeonsi: move const_uploader allocations to 32-bit address spaceMarek Olšák2018-02-173-2/+7
* winsys/radeon: implement and enable 32-bit VM allocationsMarek Olšák2018-02-173-8/+64
* winsys/radeon: add struct radeon_vm_heapMarek Olšák2018-02-173-36/+47
* winsys/amdgpu: enable 32-bit VM allocationsMarek Olšák2018-02-171-1/+2
* gallium/radeon: add 32-bit address space heapsMarek Olšák2018-02-171-3/+44
* ac: query high bits of 32-bit address spaceMarek Olšák2018-02-172-0/+8
* gallium: use PIPE_CAP_CONSTBUF0_FLAGSMarek Olšák2018-02-174-5/+27
* gallium: allow drivers to impose BO flags restrictions on constant buffer 0Marek Olšák2018-02-1718-0/+21
* meson: Add Haiku platform support v4Alexander von Gluck IV2018-02-169-13/+189
* anv/icl: Add render target flush after uploading binding tableAnuj Phogat2018-02-161-0/+20
* anv/icl: Enable float blend optimizationAnuj Phogat2018-02-161-1/+1
* anv/icl: Use gen11 functionsAnuj Phogat2018-02-162-0/+6
* anv/icl: Build anv libs for gen11Anuj Phogat2018-02-164-2/+32
* anv/icl: Generate gen11 entry point functionsAnuj Phogat2018-02-161-1/+5
* anv/icl: Don't use DISPATCH_MODE_SIMD4X2Anuj Phogat2018-02-161-0/+5
* anv/icl: Don't use SingleVertexDispatchAnuj Phogat2018-02-161-0/+2
* anv/icl: Don't set ResetGatewayTimerAnuj Phogat2018-02-161-0/+2
* anv/icl: Add #define genXAnuj Phogat2018-02-161-0/+3
* anv/icl: Add gen11 mocs definesAnuj Phogat2018-02-161-0/+11
* i965: Implement GenerateMipmap directly, rather than using Meta.Kenneth Graunke2018-02-165-0/+135
* mesa: Move compute_num_levels from st_gen_mipmap.c to mipmap.c.Kenneth Graunke2018-02-163-27/+29
* meson: freedreno depends on nirDylan Baker2018-02-161-0/+1
* swr/rast: blend_epi32() should return Integer, not FloatGeorge Kyriazis2018-02-161-1/+1
* swr/rast: Normalize path for debug metadataGeorge Kyriazis2018-02-161-1/+2
* swr/rast: Consolidate archrast Draw eventsGeorge Kyriazis2018-02-164-26/+79
* swr/rast: Add semantics for translating addressGeorge Kyriazis2018-02-162-0/+5
* swr/rast: Convert C Sampler intrinsicsGeorge Kyriazis2018-02-162-0/+19
* swr/rast: Make SIMDLib templated types easier to useGeorge Kyriazis2018-02-165-298/+307
* swr/rast: Be more explicit when fetching next componentGeorge Kyriazis2018-02-162-4/+11
* swr/rast: Fix bug related to passing AR handleGeorge Kyriazis2018-02-161-1/+1
* swr/rast: Fix primitive replication issue in tesselation PA.George Kyriazis2018-02-162-2/+3
* swr/rast: Use llvm intrinsic masked gatherGeorge Kyriazis2018-02-162-0/+14
* swr/rast: Misc cleanupGeorge Kyriazis2018-02-163-49/+60
* swr/rast: Renamed variable in vertexbufferstateGeorge Kyriazis2018-02-163-6/+8
* swr/rast: Fix GATHERPS to avoid assertions.George Kyriazis2018-02-161-2/+3
* swr/rast: More precise user clip distance interpolationGeorge Kyriazis2018-02-162-17/+4
* swr/rast: Cull prims when all verts have negative clip distancesGeorge Kyriazis2018-02-161-0/+4
* swr/rast: whitespace and comment cleanupGeorge Kyriazis2018-02-162-20/+21
* swr/rast: Fix invalid number of attributesGeorge Kyriazis2018-02-161-1/+1
* swr/rast: Add clipper stats.George Kyriazis2018-02-164-17/+31
* swr/rast: Separate event types to public and privateGeorge Kyriazis2018-02-167-119/+155
* swr/rast: Clean up event types and remove BE eventsGeorge Kyriazis2018-02-162-80/+0
* swr/rast: Removed unused variableGeorge Kyriazis2018-02-1611-34/+2
* swr/rast: Separate RDTSC code from archrastGeorge Kyriazis2018-02-1615-186/+181
* swr/rast: Cleanup of mpPrivateContext in BuilderGeorge Kyriazis2018-02-163-3/+15
* swr/rast: Remove some JIT debug codeGeorge Kyriazis2018-02-161-45/+0
* swr/rast: Don't include private context in gather argsGeorge Kyriazis2018-02-164-14/+17
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 21:49:42 +0000