summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* vulkan/wsi: Store the instance allocator in wsi_deviceJason Ekstrand2018-10-1811-27/+16
* st/xlib: Use more appropriate include guardMichał Janiszewski2018-10-181-2/+2
* gallium: Fix mismatched ifdef-guardsMichał Janiszewski2018-10-181-2/+2
* softpipe: dynamically allocate space for immediate constantsGert Wollny2018-10-182-5/+15
* radv: use nir_shrink_vec_array_vars()Timothy Arceri2018-10-181-0/+1
* radv: use nir_split_array_vars()Timothy Arceri2018-10-181-0/+2
* radv: use nir_opt_find_array_copies()Timothy Arceri2018-10-183-8/+23
* radv: use nir_opt_copy_prop_vars and nir_opt_dead_write_varsTimothy Arceri2018-10-181-0/+4
* vulkan: Add VK_EXT_calibrated_timestamps extension (radv and anv) [v5]Keith Packard2018-10-177-0/+270
* intel/compiler/icl: Use invocation id bits 22:16 instead of 23:17Topi Pohjolainen2018-10-171-2/+6
* Fix setting indent-tabs-mode in the Emacs .dir-locals.el filesNeil Roberts2018-10-174-4/+4
* freedreno/a6xx: don't allocate binning rbRob Clark2018-10-171-3/+7
* freedreno/a6xx: single cmdstream for draw+binningRob Clark2018-10-173-15/+3
* freedreno/a6xx: split binning vs draw program stateobj'sRob Clark2018-10-172-4/+4
* freedreno/a6xx: split VBO state into binning/draw variantsRob Clark2018-10-172-1/+8
* freedreno/a6xx: move VBO state to stateobjRob Clark2018-10-173-8/+19
* freedreno/a6xx: move ZSA state to stateobjRob Clark2018-10-172-19/+39
* freedreno/a6xx: remove vismode paramRob Clark2018-10-171-14/+2
* freedreno/ir3: move binning-pass fixup for a6xx+Rob Clark2018-10-171-20/+37
* freedreno/a6xx: a bit more state emit cleanupRob Clark2018-10-174-37/+27
* freedreno/a6xx: move framebuffer state emit to emit_mrt()Rob Clark2018-10-172-29/+24
* freedreno/a6xx: small emit_mrt() cleanupRob Clark2018-10-171-14/+7
* freedreno/a6xx: use program cacheRob Clark2018-10-177-130/+247
* freedreno/ir3: shader variant cacheRob Clark2018-10-175-0/+214
* freedreno/ir3: move binning_pass out of shader variant keyRob Clark2018-10-1721-75/+109
* freedreno/ir3: track # of samplers used by shaderRob Clark2018-10-178-25/+19
* freedreno/a6xx: texture state objRob Clark2018-10-176-33/+251
* freedreno: add resource seqnoRob Clark2018-10-174-3/+11
* freedreno/a6xx: move const emit to state groupRob Clark2018-10-174-15/+70
* freedreno/a6xx: add infrastructure for CP_DRAW_STATERob Clark2018-10-172-0/+46
* freedreno: reduce resource dependency tracking overheadRob Clark2018-10-171-42/+67
* freedreno: Remove the Emacs mode linesNeil Roberts2018-10-17113-226/+0
* freedreno: Fix the Emacs indentation configuration fileNeil Roberts2018-10-171-1/+1
* freedreno: allocate batches from the cache in launch_gridHyunjun Ko2018-10-171-1/+2
* freedreno: adds nondraw param to fd_bc_alloc_batchHyunjun Ko2018-10-174-6/+6
* freedreno/a6xx: remove fd6_emit_render_cntl()Rob Clark2018-10-172-34/+0
* freedreno/ir3: fix broken texcoord inputsRob Clark2018-10-171-21/+1
* freedreno: fix off-by-one error in BEGIN_RING()Rob Clark2018-10-171-1/+1
* util: document a limitation of util_fast_udiv32Marek Olšák2018-10-171-1/+7
* i965/fs: Add 64-bit int immediate support to dump_instructions()Matt Turner2018-10-162-0/+8
* radeonsi: track context rolls better for the Vega scissor bug workaroundMarek Olšák2018-10-167-34/+80
* radeonsi: emit sample locations for 1xAA only when the hw bug is presentMarek Olšák2018-10-161-4/+2
* radeonsi: use compute shaders for clear_buffer & copy_bufferMarek Olšák2018-10-168-203/+350
* radeonsi: use copy_buffer in buffer_do_flush_region directlyMarek Olšák2018-10-161-11/+4
* radeonsi: use faster integer division for instance divisorsMarek Olšák2018-10-163-36/+83
* ac: add helpers for fast integer division by a constantMarek Olšák2018-10-162-0/+78
* radeonsi: use higher subpixel precision (QUANT_MODE) for smaller viewportsMarek Olšák2018-10-163-9/+53
* radeonsi: move emission of PA_SU_VTX_CNTL into emit_guardbandMarek Olšák2018-10-164-6/+11
* radeonsi: don't re-upload the sample position constant buffer repeatedlyMarek Olšák2018-10-164-16/+33
* radeonsi: set PA_SU_PRIM_FILTER_CNTL optimallyMarek Olšák2018-10-163-4/+13