summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* st/nine: Do not use scratch for face registerAxel Davy2018-04-121-1/+1
* st/nine: Declare lighting consts for ff shadersAxel Davy2018-04-121-0/+4
* compiler/spirv: set is_shadow for depth comparitor sampling opcodesIago Toral Quiroga2018-04-121-1/+2
* i965: Extend the negative 32-bit deltas to 64-bitsSergii Romantsov2018-04-121-1/+1
* freedreno/a5xx: don't align height for PIPE_BUFFERRob Clark2018-04-121-1/+1
* freedreno/a5xx: fix page faults on last levelRob Clark2018-04-121-0/+10
* nir/lower_indirect_derefs: Support interp_var_at intrinsicsJason Ekstrand2018-04-121-2/+11
* nir/vars_to_ssa: Remove copies from the correct setJason Ekstrand2018-04-121-1/+1
* mesa: Inherit texture view multi-sample information from the original texture...Henri Verbeet2018-04-123-14/+26
* nir: fix per_vertex_output intrinsicRob Clark2018-04-121-1/+1
* i965/vec4: Fix null destination register in 3-source instructionsIan Romanick2018-04-122-0/+27
* meson/configure: detect endian.h instead of trying to guess when it's availableEric Engestrom2018-04-121-1/+1
* radeon/vce: move feedback command inside of destroy functionLeo Liu2018-04-123-9/+12
* st/nine: Fix non inversible matrix checkAxel Davy2018-04-121-1/+1
* st/nine: Fixes warning about implicit conversionAxel Davy2018-04-121-1/+1
* st/nine: Fix bad tracking of vs textures for NINESBT_ALLAxel Davy2018-04-121-1/+1
* radeonsi: prevent a negative buffer offset in si_upload_descriptorsMarek Olšák2018-03-201-4/+3
* radeonsi: fix vertex buffer address computation with full 64-bit addressesMarek Olšák2018-03-201-3/+3
* mesa: add glsl version query (v4)Vadym Shovkoplias2018-03-206-0/+104
* i965: Silence compiler warning about promoted_constants.Eric Anholt2018-03-201-1/+1
* radv: mark all tess output for an indirect access.Dave Airlie2018-03-201-8/+13
* ac/nir: pass the nir variable through tcs loading.Dave Airlie2018-03-203-22/+15
* radv: get correct offset into LDS for indexed vars.Dave Airlie2018-03-201-1/+1
* i965: Emit texture cache invalidates around blorp_copyJason Ekstrand2018-03-201-0/+15
* meson: Add moduledir to d3d.pcDylan Baker2018-03-201-0/+1
* mesa: Don't write to user buffer in glGetTexParameterIuiv on errorIan Romanick2018-03-201-26/+2
* st/dri: fix OpenGL-OpenCL interop for GL_TEXTURE_BUFFERMarek Olšák2018-03-201-24/+34
* autotools: include all meson.build filesDylan Baker2018-03-201-0/+2
* radv: Fix copying from 3D images starting at non-zero depth.Bas Nieuwenhuizen2018-03-201-0/+3
* swr/rast: Fix macOS macro.Vinson Lee2018-03-201-2/+2
* i965: Fix RELOC_WRITE typo in brw_store_data_imm64()Andriy Khulap2018-03-201-1/+1
* i965/sbe: fix number of inputs for active componentsIago Toral Quiroga2018-03-201-4/+2
* radv: Implement waiting on non-submitted fences.Bas Nieuwenhuizen2018-03-201-2/+11
* radv: Implement WaitForFences with !waitAll.Bas Nieuwenhuizen2018-03-201-5/+15
* ac/nir: don't apply slice rounding on txf_msDave Airlie2018-03-201-1/+1
* glsl: Fix memory leak with known glsl_type instancesSimon Hausmann2018-03-202-87/+47
* intel/compiler: Memory fence commit must always be enabled for gen10+Anuj Phogat2018-03-201-1/+3
* radv: do not set pending_reset_query in BeginCommandBuffer()Samuel Pitoiset2018-03-201-7/+0
* r600/cayman: fix fragcood loading recip generation.Dave Airlie2018-03-201-1/+1
* intel/fs: Set up sampler message headers in the visitor on gen7+Jason Ekstrand2018-03-202-22/+39
* Revert "mesa: do not trigger _NEW_TEXTURE_STATE in glActiveTexture()"Samuel Pitoiset2018-03-201-0/+13
* radv: Fix CmdCopyImage between uncompressed and compressed imagesAlex Smith2018-03-201-6/+17
* radv: Increase the number of dynamic uniform buffers.Bas Nieuwenhuizen2018-03-202-3/+5
* r600: implement callstack workaround for evergreen.Dave Airlie2018-03-201-8/+31
* intel/vulkan: Hard code CS scratch_ids_per_subslice for CherryviewJordan Justen2018-03-201-17/+28
* i965: Hard code CS scratch_ids_per_subslice for CherryviewJordan Justen2018-03-201-17/+27
* radeonsi: add a workaround for GFX9 hang with init_config alignmentMarek Olšák2018-03-201-1/+2
* radeonsi: align command buffer starting address to fix some Raven hangsMarek Olšák2018-03-205-5/+27
* st/mesa: expose 0 shader binary formats for compat profiles for QtMarek Olšák2018-03-204-6/+14
* radv: make sure to emit cache flushes before starting a querySamuel Pitoiset2018-03-203-7/+33