summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* anv: Provide a error message with a DEVICE_LOSTJason Ekstrand2018-10-261-1/+2
* anv: Fix sanitization of stencil state when the depth test is disabledAlex Smith2018-10-261-7/+7
* radv: implement image to image operations for R32G32B32Samuel Pitoiset2018-10-263-2/+331
* radv: fix a comment in radv_meta_buffer_to_image_cs_r32g32b32()Samuel Pitoiset2018-10-261-1/+1
* radv: add get_image_stride_for_r32g32b32() helperSamuel Pitoiset2018-10-261-10/+17
* radv: add create_bview_for_r32g32b32() helperSamuel Pitoiset2018-10-261-33/+38
* radv: add create_buffer_from_image() helperSamuel Pitoiset2018-10-261-38/+35
* intel/compiler: Print message descriptor as immediate sourceSagar Ghuge2018-10-261-1/+7
* intel/compiler: Print hex representation along with floating point valueSagar Ghuge2018-10-261-3/+9
* util: Change remaining uint32 cache ids to sha1David McFarland2018-10-265-93/+81
* freedreno: use fd_bc_alloc_batch instead of fd_batch_create.Hyunjun Ko2018-10-252-2/+2
* freedreno/ir3: take reg->num out of union in ir3_registerHyunjun Ko2018-10-251-5/+6
* freedreno/a6xx: disable unused groupsRob Clark2018-10-252-6/+13
* freedreno: add useful assertRob Clark2018-10-251-1/+3
* swr/rast: ignore CreateElementUnorderedAtomicMemCpyAlok Hota2018-10-251-1/+2
* swr/rast: fix intrinsic/function for LLVM 7 compatibilityAlok Hota2018-10-256-14/+3
* nvc0: increase NOUVEAU_TRANSFER_PUSHBUF_THRESHOLD to 1024 on Kepler+Rhys Perry2018-10-254-3/+11
* radv: Emit enqueued pipeline barriers on event write.Bas Nieuwenhuizen2018-10-251-0/+2
* radv: Add support for VK_KHR_driver_properties.Bas Nieuwenhuizen2018-10-252-0/+25
* util: use C99 declaration in the for-loop set_foreach() macroEric Engestrom2018-10-2524-40/+4
* util: use C99 declaration in the for-loop hash_table_foreach() macroEric Engestrom2018-10-2536-72/+5
* gen: Add AMD_gpu_shader_int64.xml to tarballDylan Baker2018-10-242-0/+2
* gen: Add EXT_vertex_attrib_64bit.xml to dependency listsDylan Baker2018-10-242-0/+2
* anv: move variable to proper scope and mark as MAYBE_UNUSEDEric Engestrom2018-10-241-2/+1
* anv: use snprintf() instead of memset()+strcpy()Eric Engestrom2018-10-241-4/+3
* anv: drop unused includesEric Engestrom2018-10-241-3/+0
* autotools: include intel_tiled_memcopy.cDylan Baker2018-10-242-0/+7
* meson: fix formatting and add extra_files to i965Dylan Baker2018-10-241-10/+12
* ir3_compiler/nir: fix imageSize() for buffer-backed imagesEduardo Lima Mitev2018-10-242-0/+33
* nir: Fix array initializer.Jose Fonseca2018-10-241-1/+1
* anv: Allow presenting via a different GPUAlex Smith2018-10-241-2/+2
* nir: fix nir_copy_propagation testJuan A. Suarez Romero2018-10-241-2/+2
* radv: call nir_link_xfb_varyings()Timothy Arceri2018-10-241-0/+4
* radv: move nir_lower_io_to_scalar_early() to radv_link_shaders()Timothy Arceri2018-10-241-26/+18
* nir: add linking helper nir_link_xfb_varyings()Samuel Pitoiset2018-10-242-0/+34
* intel/compiler: Change src1 reg type to unsigned doublewordSagar Ghuge2018-10-232-3/+3
* mesa/glformats: Remove redundant helper _mesa_base_format_component_countEduardo Lima Mitev2018-10-234-33/+3
* nir/algebraic: Fix a typo in the bit size validation codeJason Ekstrand2018-10-231-2/+2
* amd/common: check DRM version 3.27 for JPEG decodeLeo Liu2018-10-231-1/+1
* intel/decoders: fix end of batch limitLionel Landwerlin2018-10-233-9/+10
* radeonsi: enable vcn jpeg decode for ravenBoyuan Zhang2018-10-231-0/+2
* winsys/amdgpu: add vcn jpeg cs supportBoyuan Zhang2018-10-231-0/+12
* amd/common: add vcn jpeg ip info queryBoyuan Zhang2018-10-231-2/+12
* radeon/vcn: implement jpeg target buffer cmdBoyuan Zhang2018-10-231-1/+72
* radeon/vcn: implement jpeg bitstream buffer cmdBoyuan Zhang2018-10-231-1/+45
* radeon/uvd: remove get mjpeg slice headerBoyuan Zhang2018-10-231-157/+0
* st/va: get mjpeg slice headerBoyuan Zhang2018-10-233-2/+164
* radeon/vcn: add jpeg decode implementationBoyuan Zhang2018-10-235-7/+119
* radeon/vcn: separate send cmd call from end frameBoyuan Zhang2018-10-232-8/+28
* radeon/vcn: create cs based on ring typeBoyuan Zhang2018-10-231-2/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 08:34:22 +0000