summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* v3d: Be more explicit about include directory from our generated code.Eric Anholt2018-06-053-2/+5
* radv: Do not hardcode fast clear formats.Bas Nieuwenhuizen2018-06-051-180/+73
* intel/tools: add intel_sanitize_gpu to EXTRA_DISTScott D Phillips2018-06-051-0/+2
* util/tests/vma: Fix warning c++11-narrowingScott D Phillips2018-06-051-1/+1
* util: tests: vma test depends on C++11 supportScott D Phillips2018-06-051-2/+5
* glx: Fix number of property values to read in glXImportContextEXTMichel Dänzer2018-06-051-1/+1
* anv: intel: add softpin flag on imported BOsLionel Landwerlin2018-06-051-0/+2
* autotools: add missing android file to packageEric Engestrom2018-06-051-0/+1
* mesa: Make sure that imm draws are flushed before other draws execute.Mathias Fröhlich2018-06-054-65/+56
* virgl: use bits in caps set v2[email protected]2018-06-052-0/+6
* virgl: add shader offset alignment to to v2 caps struct[email protected]2018-06-053-1/+4
* i965: Prepare batchbuffer module for softpin support.Kenneth Graunke2018-06-042-3/+39
* i965: Add virtual memory allocator infrastructure to brw_bufmgr.Kenneth Graunke2018-06-042-1/+286
* i965: Disable internal CCS for shadows of multi-sampled windowsJason Ekstrand2018-06-041-1/+10
* i965/miptree: Rename a parameter to create_for_dri_imageJason Ekstrand2018-06-042-4/+4
* intel/eu: Switch to a logical state stackJason Ekstrand2018-06-043-126/+72
* intel/eu: Set flag [sub]register number differently for 3srcJason Ekstrand2018-06-041-3/+10
* intel/eu: Copy fields manually in brw_next_insnJason Ekstrand2018-06-041-1/+94
* intel/eu: Add some brw_get_default_ helpersJason Ekstrand2018-06-044-55/+79
* trace: Fix parsing of recent traces.Jose Fonseca2018-06-041-5/+26
* trace: Fix trace_context_transfer_unmap methods.Jose Fonseca2018-06-041-18/+42
* amd/common: use the dimension-aware image intrinsics on LLVM 7+Nicolai Hähnle2018-06-041-24/+165
* i965: Fix batch-last mode to properly swap BOs.Kenneth Graunke2018-06-041-0/+5
* radv: fix a GPU hang when MRTs are sparseSamuel Pitoiset2018-06-041-0/+10
* radv: Don't pass a TESS_EVAL shader when tesselation is not enabled.Bas Nieuwenhuizen2018-06-041-0/+2
* nir: implement the GLSL equivalent of if simplication in nir_opt_ifSamuel Pitoiset2018-06-041-5/+92
* nir: make is_comparison() a non-static helper functionSamuel Pitoiset2018-06-042-25/+25
* nir: use num_components wrappers in print/validate.Dave Airlie2018-06-042-15/+5
* anv: Don't even bother processing relocs if we have softpinJason Ekstrand2018-06-011-3/+15
* anv: Refactor reloc handling in execbuf_add_boJason Ekstrand2018-06-011-36/+42
* anv: Assert that the kernel leaves pinned BO addresses aloneJason Ekstrand2018-06-011-1/+4
* anv: Soft-pin everything elseScott D Phillips2018-06-013-1/+21
* anv: Soft-pin batch buffersScott D Phillips2018-06-014-11/+30
* anv/batch_chain: Simplify secondary batch return chainingJason Ekstrand2018-06-011-40/+36
* anv/batch_chain: Call batch_bo_finish at the end of end_batch_bufferJason Ekstrand2018-06-011-6/+6
* anv: Soft-pin client-allocated memoryJason Ekstrand2018-06-011-0/+3
* anv/allocator: Support softpin in the BO cacheJason Ekstrand2018-06-011-1/+50
* anv/allocator: Set the BO flags in bo_cache_alloc/importJason Ekstrand2018-06-015-28/+60
* anv: For pinned BOs, skip relocations, but track bo usageScott D Phillips2018-06-012-0/+66
* anv: Use a separate pool for binding tables when soft pinningScott D Phillips2018-06-013-11/+53
* anv: Soft-pin state poolsScott D Phillips2018-06-017-10/+34
* nir: Lower !f2b(x) to x == 0.0Ian Romanick2018-06-011-0/+1
* nir: Add some missing "optimization undo" patternsIan Romanick2018-06-011-1/+19
* glsl: Add ir_binop_vector_extract in NIRJuan A. Suarez Romero2018-06-011-0/+9
* i965: Add ARB_fragment_shader_interlock support.Plamena Manolova2018-06-018-6/+35
* mesa: Add GL/GLSL plumbing for ARB_fragment_shader_interlock.Plamena Manolova2018-06-0114-1/+197
* compiler/spirv: reject invalid shader code properlyMartin Pelikán2018-06-012-5/+38
* virgl: Always assume that ORIGIN_UPPER_LEFT and PIXEL_CENTER* are supportedGert Wollny2018-06-011-1/+2
* radeonsi: Fix crash on shaders using MSAA image load/storeAlex Smith2018-06-011-1/+7
* radv: Handle GFX9 merged shaders in radv_flush_constants()Alex Smith2018-06-011-1/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 08:58:29 +0000