| Commit message (Expand) | Author | Age | Files | Lines |
* | i965: Fix BRW_MEMZONE_LOW_4G heap size. | Kenneth Graunke | 2019-05-07 | 1 | -1/+4 |
* | intel/compiler: Unset flag reg when FB write is not predicated | Matt Turner | 2019-05-07 | 1 | -0/+1 |
* | intel/disasm: Disassemble immediate value properly for dim | Sagar Ghuge | 2019-05-07 | 1 | -3/+12 |
* | intel/disasm: Disassemble JIP offset for while | Sagar Ghuge | 2019-05-07 | 1 | -1/+2 |
* | intel/compiler: Replicate 16 bit immediate value correctly | Sagar Ghuge | 2019-05-07 | 2 | -0/+6 |
* | intel/compiler: Print quad value in hex format | Sagar Ghuge | 2019-05-07 | 1 | -1/+1 |
* | intel/tools: Add unit tests for assembler | Sagar Ghuge | 2019-05-07 | 594 | -0/+28756 |
* | intel/tools: Initialize offset correctly for i965_asm | Mika Kuoppala | 2019-05-07 | 1 | -10/+7 |
* | intel/tools: Add meson pthread dependancy for i965_asm | Mika Kuoppala | 2019-05-07 | 1 | -0/+1 |
* | intel/tools: New i965 instruction assembler tool | Sagar Ghuge | 2019-05-07 | 5 | -0/+3040 |
* | iris: Also handle res->offset for buffer sampler/image views | Kenneth Graunke | 2019-05-07 | 1 | -8/+9 |
* | iris: support dmabuf imports with offsets | Mike Blumenkrantz | 2019-05-07 | 4 | -12/+12 |
* | gallivm: fix broken 8-wide s3tc decoding | Roland Scheidegger | 2019-05-07 | 1 | -17/+15 |
* | lima: enable sin and cos lowering for GP | Vasily Khoruzhick | 2019-05-07 | 1 | -0/+1 |
* | nir: implement lowering for fsin and fcos | Vasily Khoruzhick | 2019-05-07 | 4 | -0/+142 |
* | freedreno/ir3: move const_state to ir3_shader | Rob Clark | 2019-05-07 | 10 | -30/+33 |
* | freedreno/ir3: split out const_state setup | Rob Clark | 2019-05-07 | 3 | -52/+61 |
* | freedreno/ir3: move immediates to const_state | Rob Clark | 2019-05-07 | 5 | -30/+29 |
* | freedreno/ir3: consolidate const state | Rob Clark | 2019-05-07 | 9 | -90/+113 |
* | freedreno/ir3: move ir3_pointer_size() | Rob Clark | 2019-05-07 | 4 | -9/+9 |
* | vulkan/overlay-layer: fix cast errors | Lionel Landwerlin | 2019-05-07 | 1 | -7/+7 |
* | anv: fix alphaToCoverage when there is no color attachment | Samuel Iglesias Gonsálvez | 2019-05-07 | 1 | -10/+33 |
* | intel/compiler: Don't always require precise lowering of flrp | Ian Romanick | 2019-05-06 | 1 | -1/+1 |
* | nir/algebraic: Reassociate open-coded flrp(1, b, c) | Ian Romanick | 2019-05-06 | 1 | -0/+3 |
* | nir/flrp: Lower flrp(a, b, #c) differently | Ian Romanick | 2019-05-06 | 1 | -0/+17 |
* | nir/flrp: Lower flrp(a, b, c) differently if another flrp(_, b, c) exists | Ian Romanick | 2019-05-06 | 1 | -1/+56 |
* | nir/flrp: Lower flrp(a, b, c) differently if another flrp(a, _, c) exists | Ian Romanick | 2019-05-06 | 1 | -0/+89 |
* | nir/flrp: Lower flrp(±1, b, c) and flrp(a, ±1, c) differently | Ian Romanick | 2019-05-06 | 1 | -0/+134 |
* | nir/flrp: Lower flrp(#a, #b, c) differently | Ian Romanick | 2019-05-06 | 1 | -0/+68 |
* | intel/compiler: Use the flrp lowering pass for all stages on Gen4 and Gen5 | Ian Romanick | 2019-05-06 | 2 | -16/+10 |
* | nir: Use the flrp lowering pass instead of nir_opt_algebraic | Ian Romanick | 2019-05-06 | 9 | -3/+187 |
* | nir/flrp: Add new lowering pass for flrp instructions | Ian Romanick | 2019-05-06 | 4 | -0/+293 |
* | nir/algebraic: Pull common multiplication out of flrp arguments | Ian Romanick | 2019-05-06 | 1 | -0/+5 |
* | nir/algebraic: Pull common addition out of flrp arguments | Ian Romanick | 2019-05-06 | 1 | -0/+16 |
* | glsl_to_nir: drop supports_ints | Christian Gmeiner | 2019-05-07 | 1 | -23/+8 |
* | nir: nir_shader_compiler_options: drop native_integers | Christian Gmeiner | 2019-05-07 | 12 | -53/+11 |
* | panfrost: Refactor blend descriptors | Alyssa Rosenzweig | 2019-05-07 | 3 | -120/+122 |
* | lima/gpir: enable lowering for ftrunc | Vasily Khoruzhick | 2019-05-07 | 1 | -0/+1 |
* | lima/gpir: implement nir_op_fmov | Vasily Khoruzhick | 2019-05-07 | 1 | -0/+1 |
* | lima: use int_to_float lowering pass | Vasily Khoruzhick | 2019-05-07 | 1 | -2/+6 |
* | nir: add int_to_float lowering pass | Vasily Khoruzhick | 2019-05-07 | 4 | -0/+215 |
* | radeonsi: add config entry for Counter-Strike Global Offensive | Timothy Arceri | 2019-05-07 | 1 | -0/+3 |
* | lima/gpir: fix float uniform alignment issue | Vasily Khoruzhick | 2019-05-06 | 1 | -2/+1 |
* | draw: flush when setting stream-out targets | Erik Faye-Lund | 2019-05-06 | 1 | -0/+2 |
* | llvmpipe: pass stream-out targets to draw-module early | Erik Faye-Lund | 2019-05-06 | 2 | -11/+8 |
* | virgl: do not use inline writes for subdata | Chia-I Wu | 2019-05-06 | 1 | -4/+7 |
* | virgl: rework queries | Chia-I Wu | 2019-05-06 | 1 | -45/+71 |
* | virgl: export resource_is_busy from winsys | Chia-I Wu | 2019-05-06 | 3 | -11/+16 |
* | radv: fix rowPitch for R32G32B32 formats on GFX9 | Samuel Pitoiset | 2019-05-06 | 1 | -1/+13 |
* | iris: Enable PIPE_CAP_SURFACE_REINTERPRET_BLOCKS | Kenneth Graunke | 2019-05-06 | 2 | -6/+95 |