summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* svga: fix comment typoBrian Paul2014-12-011-1/+1
* mesa: remove unused functions in prog_execute.cBrian Paul2014-12-011-74/+0
* gallium: add include path to fix building of pipe-loader codeBrian Paul2014-12-011-0/+1
* graw: Avoid 'near'/'far' variables.José Fonseca2014-12-018-24/+24
* i965/fs: Clean up some whitespace in reg_allocate.Matt Turner2014-12-011-2/+2
* ra: Don't use regs as the ralloc context.Matt Turner2014-12-011-1/+1
* i965: Initialize INTEL_DEBUG once per process.Matt Turner2014-12-011-1/+4
* i965: Initialize compaction tables once per process.Matt Turner2014-12-011-0/+5
* glsl: Initialize static temporaries_allocate_names once per process.Matt Turner2014-12-011-1/+3
* util/u_atomic: Fix the unlocked implementation.José Fonseca2014-12-011-6/+6
* util/u_atomic: Add a simple test.José Fonseca2014-12-012-0/+146
* util: Make u_atomic.h typeless.Matt Turner2014-12-011-113/+93
* util: Use stdbool.h's bool rather than "boolean".Matt Turner2014-12-011-3/+5
* util: Remove u_atomic.h's GCC inline assembly.Matt Turner2014-12-011-122/+0
* util: Remove u_atomic.h's MSVC inline assembly.Matt Turner2014-12-011-70/+0
* util: Remove u_atomic.h's Gallium dependence.Matt Turner2014-12-011-9/+6
* util: s/INLINE/inline/ in u_atomic.h.Matt Turner2014-12-011-29/+29
* util: Move u_atomic.h to src/util.Matt Turner2014-12-012-0/+2
* vc4: Introduce scheduling of QPU instructions.Eric Anholt2014-12-016-126/+722
* vc4: Drop the explicit scoreboard wait.Eric Anholt2014-12-011-12/+11
* vc4: Also deal with VPM reads at thread end.Eric Anholt2014-12-011-2/+6
* vc4: Fix assertion about SFU versus texturing.Eric Anholt2014-12-011-3/+4
* vc4: Add another check for invalid TLB scoreboard handling.Eric Anholt2014-12-013-8/+39
* freedreno/a4xx: invalidate cache when vbo's changeRob Clark2014-12-011-0/+7
* st/mesa: avoid exposing EXT_texture_integer for pre-GLSL 1.30Ilia Mirkin2014-11-301-0/+3
* freedreno/a3xx: add missing integer formats and enable renderingIlia Mirkin2014-11-301-3/+30
* freedreno/a3xx: enable sampling from integer texturesIlia Mirkin2014-11-305-5/+55
* freedreno: allow each generation to hook into sampler view settingIlia Mirkin2014-11-305-3/+8
* freedreno/a3xx: don't use half precision shaders for int/float32Ilia Mirkin2014-11-303-10/+35
* freedreno/a3xx: disable blending for integer formatsIlia Mirkin2014-11-302-2/+14
* freedreno/a3xx: remove blend clamp enables from gmem/clearsIlia Mirkin2014-11-302-4/+2
* freedreno/a3xx: add format to emit info, use to set sint/uint flagsIlia Mirkin2014-11-303-2/+7
* freedreno/a3xx: add 16-bit unorm/snorm texture formatsIlia Mirkin2014-11-301-6/+6
* freedreno/ir3: remove unused arg parameterIlia Mirkin2014-11-301-7/+7
* freedreno/ir3: fix UMADIlia Mirkin2014-11-301-9/+9
* freedreno/a4xx: stencil fixesRob Clark2014-11-308-10/+38
* freedreno: update generated headersRob Clark2014-11-305-14/+24
* freedreno/a4xx: add render target format to fd4_emitRob Clark2014-11-305-42/+30
* freedreno/a3xx: unify vertex/texture formats into a single tableIlia Mirkin2014-11-291-351/+218
* freedreno/a3xx: rename vertex/texture format enums to be more consistentIlia Mirkin2014-11-292-172/+177
* freedreno/a3xx: fd3_util -> fd3_formatIlia Mirkin2014-11-2915-22/+18
* freedreno/a3xx: only enable blend clamp for non-float formatsIlia Mirkin2014-11-292-4/+7
* i965: Add _CACHE_ in brw_cache_id enum names.Kenneth Graunke2014-11-2910-43/+43
* i965: Move CACHE_NEW_SAMPLER to BRW_NEW_SAMPLER_STATE_TABLE.Kenneth Graunke2014-11-296-11/+12
* i965: Move some /* CACHE_NEW_SAMPLER */ comments.Kenneth Graunke2014-11-292-3/+2
* i965: Move CACHE_NEW_*_VP flags to BRW_NEW_*_VP.Kenneth Graunke2014-11-295-21/+23
* i965: Fold the gen7_cc_viewport_state_pointer atom into brw_cc_vp.Kenneth Graunke2014-11-294-23/+8
* i965: Combine CACHE_NEW_*_UNIT into BRW_NEW_GEN4_UNIT_STATE.Kenneth Graunke2014-11-299-31/+11
* i965: Alphabetize brw_tracked_state flags and use a consistent style.Kenneth Graunke2014-11-2952-283/+359
* nv50/ir/tgsi: handle TGSI_OPCODE_ARRChristoph Bumiller2014-11-281-1/+4