summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* i965/vec4: implement double packingIago Toral Quiroga2017-01-031-0/+11
* i965/vec4: implement double unpackingIago Toral Quiroga2017-01-031-0/+12
* i965/vec4: don't copy propagate vector opcodes that operate in align1 modeIago Toral Quiroga2017-01-031-0/+24
* i965/vec4: Fix DCE for VEC4_OPCODE_SET_{LOW,HIGH}_32BITIago Toral Quiroga2017-01-032-1/+8
* i965/vec4: add VEC4_OPCODE_SET_{LOW,HIGH}_32BIT opcodesIago Toral Quiroga2017-01-034-0/+35
* i965/vec4: add VEC4_OPCODE_PICK_{LOW,HIGH}_32BIT opcodesIago Toral Quiroga2017-01-034-0/+35
* i965/vec4: add dst_null_df()Iago Toral Quiroga2017-01-031-0/+5
* i965/vec4: We only support 32-bit integer ALU operations for nowIago Toral Quiroga2017-01-031-18/+53
* i965/disasm: align16 DF source regions have a width of 2Iago Toral Quiroga2017-01-031-1/+4
* i965/vec4: set correct register regions for 32-bit and 64-bitIago Toral Quiroga2017-01-031-4/+9
* i965: add brw_vecn_grf()Connor Abbott2017-01-031-0/+6
* i965/vec4: translate d2f/f2dIago Toral Quiroga2017-01-031-0/+24
* i965/vec4: add double/float conversion pseudo-opcodesIago Toral Quiroga2017-01-034-0/+58
* i965/vec4: add support for printing DF immediatesConnor Abbott2017-01-031-0/+3
* i965/vec4/nir: fix emitting 64-bit immediatesIago Toral Quiroga2017-01-031-4/+18
* i965/vec4/nir: set the right type for 64-bit registersConnor Abbott2017-01-031-0/+3
* i965/vec4/nir: support doubles in ALU operationsIago Toral Quiroga2017-01-031-4/+7
* i965/vec4/nir: Add bit-size information to typesIago Toral Quiroga2017-01-031-4/+4
* i965/vec4/nir: allocate two registers for dvec3/dvec4Connor Abbott2017-01-031-3/+4
* i965/vec4/nir: simplify glsl_type_for_nir_alu_type()Connor Abbott2017-01-031-14/+2
* i965/nir: double/dvec2 uniforms only need to be padded to a single vec4 slotSamuel Iglesias Gonsálvez2017-01-031-1/+2
* i965/fs: fix exec_size when emitting DIM instructionSamuel Iglesias Gonsálvez2017-01-031-1/+1
* st/mesa: get Version from gl_program rather than gl_shader_programTimothy Arceri2017-01-031-4/+1
* i965: stop passing gl_shader_program to brw_compile_gs() and gen6_gs_visitor()Timothy Arceri2017-01-035-10/+6
* i965: get InfoLog and LinkStatus via the shader program data pointer in gl_pr...Timothy Arceri2017-01-035-12/+10
* i965: eliminate gen6_xfb_enabled field in brw_gs_prog_dataTimothy Arceri2017-01-035-20/+11
* i965: update brw_get_shader_time_index() not to take gl_shader_programTimothy Arceri2017-01-038-25/+31
* gallium/hud: fix the windows build by disabling file dumpingMarek Olšák2017-01-021-0/+2
* glsl: Update ES 3.2 shader output restrictions.Kenneth Graunke2017-01-021-11/+37
* i965/miptree: Create a disable CCS flagBen Widawsky2017-01-024-20/+16
* i965: Replace bool aux disable with enumBen Widawsky2017-01-022-13/+21
* gallium/hud: set filedescriptor for fps graphEdmondo Tommasina2017-01-011-0/+2
* gallium/hud: set filedescriptor for cpu graphEdmondo Tommasina2017-01-011-0/+2
* gallium/hud: move file initialization to a functionEdmondo Tommasina2017-01-013-11/+20
* gallium/hud: dump hud_driver_query values to filesEdmondo Tommasina2017-01-013-0/+19
* anv,radv: disable StorageImageWriteWithoutFormat for nowIlia Mirkin2016-12-312-2/+2
* i965: Avoid NULL pointer dereference when transform feedback is off.Kenneth Graunke2016-12-301-2/+2
* glsl/mesa: add reference to gl_shader_program_data from gl_programTimothy Arceri2016-12-315-0/+21
* mesa: make union in gl_program a struct and add FIXMETimothy Arceri2016-12-311-1/+5
* i965/peephole_ffma: Use nir_builderJason Ekstrand2016-12-301-29/+14
* nir/split_var_copies: Use a nir_shader rather than a void *mem_ctxJason Ekstrand2016-12-301-3/+3
* nir/opt_peephole_select: Pass around the actual nir_shaderJason Ekstrand2016-12-301-4/+5
* nir/conditional_if: Properly use the builderJason Ekstrand2016-12-301-11/+10
* nir/lower_var_copies: Use a shader rather than a void *mem_ctxJason Ekstrand2016-12-302-9/+10
* nir/lower_io: Use the builder instead of carrying a mem_ctxJason Ekstrand2016-12-301-8/+8
* nir/from_ssa: Use nir_builder for emit_copyJason Ekstrand2016-12-301-13/+13
* nir: Make nir_copy_deref follow the "clone" patternJason Ekstrand2016-12-3013-65/+51
* freedreno/ir3: rework varying slots (maybe??)Rob Clark2016-12-301-4/+9
* spirv: always expose SpvCapabilityStorageImageExtendedFormatsIlia Mirkin2016-12-293-5/+1
* anv: add support for extended texture gatherIlia Mirkin2016-12-292-2/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 19:28:01 +0000