summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965: Use scope operator to ensure brw_reg is interpreted as a type.Matt Turner2015-11-244-6/+6
* i965: Use implicit backend_reg copy-constructor.Matt Turner2015-11-242-5/+3
* i965: Add and use backend_reg::equals().Matt Turner2015-11-244-6/+12
* softpipe/llvmpipe: don't advertize support for ASTCRoland Scheidegger2015-11-242-2/+4
* llvmpipe: don't test for unsupported formats in lp_test_formatRoland Scheidegger2015-11-241-0/+12
* util: move brw_env_var_as_boolean() to utilRob Clark2015-11-247-31/+35
* st/va: fix indentationChristian König2015-11-241-7/+7
* st/va: move MPEG4 functions into separate fileChristian König2015-11-244-180/+220
* st/va: move VC-1 functions into separate fileChristian König2015-11-244-35/+70
* st/va: move H264 functions into separate fileChristian König2015-11-244-72/+121
* st/va: move MPEG12 functions into separate fileChristian König2015-11-244-49/+92
* st/va: move post processing function into own fileChristian König2015-11-244-57/+100
* st/va: fix post process dirty area handlingChristian König2015-11-241-4/+1
* glsl: implement recent spec update to SSO validationTimothy Arceri2015-11-241-0/+24
* Revert "mesa: return initial value for VALIDATE_STATUS if pipe not bound"Timothy Arceri2015-11-241-2/+1
* radeon/llvm: Use llvm.AMDIL.exp intrinsic again for nowMichel Dänzer2015-11-241-1/+1
* radeon/uvd: uv pitch separation for stoneyBoyuan Zhang2015-11-232-1/+6
* texgetimage: consolidate 1D array handling code.Dave Airlie2015-11-241-15/+11
* i965: Use NIR for lowering texture swizzleJason Ekstrand2015-11-236-196/+44
* nir/lower_tex: Add support for lowering texture swizzleJason Ekstrand2015-11-232-0/+80
* nir: Add a tex_instr_is_query helperJason Ekstrand2015-11-231-0/+25
* nir: Add a ssa_def_rewrite_uses_after helperJason Ekstrand2015-11-232-0/+51
* nir: Use instr/if_rewrite in nir_ssa_def_rewrite_usesJason Ekstrand2015-11-231-12/+4
* nir/validate: Validated dests after sourcesJason Ekstrand2015-11-231-9/+9
* i965: Use nir_lower_tex for texture coordinate loweringJason Ekstrand2015-11-238-131/+42
* i965/fs: Stomp the texture return type to UINT32 for resinfo messagesJason Ekstrand2015-11-231-0/+11
* nir/lower_tex: Set the dest_type for txs instructionsJason Ekstrand2015-11-231-0/+1
* nir/lower_tex: Report progressJason Ekstrand2015-11-233-6/+17
* i965: Move postprocess_nir to codegen timeJason Ekstrand2015-11-234-5/+20
* i965/nir: Split shader optimization and lowering into three stagesJason Ekstrand2015-11-232-38/+104
* i965: Use ull immediates in brw_inst_bitsJason Ekstrand2015-11-231-2/+2
* svga: Add ASTC formats to format table.Jose Fonseca2015-11-231-0/+28
* freedreno/ir3: add support for a few gs5 opsIlia Mirkin2015-11-231-0/+27
* ttn: fix UMSB conversionIlia Mirkin2015-11-231-1/+1
* freedreno/a4xx: add ARB_texture_query_lod supportIlia Mirkin2015-11-232-6/+20
* ttn: add LODQ supportIlia Mirkin2015-11-231-2/+9
* freedreno/a4xx: re-emit program on dirty framebufferIlia Mirkin2015-11-231-1/+1
* freedreno/a4xx: use a factor of 32767 for snorm8 blendingIlia Mirkin2015-11-231-5/+34
* freedreno/a4xx: only compute texture offset once for the viewIlia Mirkin2015-11-233-13/+6
* freedreno/a4xx: add ARB_texture_view supportIlia Mirkin2015-11-233-8/+10
* freedreno/a4xx: add formats for ARB_texture_buffer_object_rgb32 supportIlia Mirkin2015-11-233-3/+9
* freedreno/a4xx: add ARB_texture_rgb10_a2ui supportIlia Mirkin2015-11-232-2/+3
* freedreno/a4xx: add astc formatsIlia Mirkin2015-11-232-1/+39
* st/mesa: add astc supportIlia Mirkin2015-11-232-1/+262
* gallium: add ASTC formatsIlia Mirkin2015-11-235-3/+126
* gallium/util: remove the fake format helpers for bptc and etc2Ilia Mirkin2015-11-234-108/+7
* freedreno/a4xx: support 16384 texels in buffer textureIlia Mirkin2015-11-232-5/+4
* freedreno/a4xx: add ARB_texture_buffer_range supportIlia Mirkin2015-11-233-15/+41
* freedreno/a4xx: add polygon mode supportIlia Mirkin2015-11-234-4/+26
* loader: unconditionally add AM_CPPFLAGS to libloader_la_CPPFLAGSEmil Velikov2015-11-231-2/+2