summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* mesa: move _Used to gl_programTimothy Arceri2016-12-303-6/+6
* mesa/compiler: add local_size_variable to shader_infoTimothy Arceri2016-12-302-0/+3
* mesa: pass gl_program to _mesa_append_uniforms_to_file()Timothy Arceri2016-12-303-5/+4
* glsl/mesa: set separate_shader directly in shader_infoTimothy Arceri2016-12-302-1/+1
* mesa/glsl: move subroutine metadata to gl_programTimothy Arceri2016-12-305-119/+123
* mesa/compiler: add stage to shader_infoTimothy Arceri2016-12-302-0/+4
* vc4: Rework scheduling of thread switch to cut one more NOP.Eric Anholt2016-12-291-46/+75
* vc4: Fill thread switching delay slotsJonas Pfeil2016-12-291-7/+38
* vc4: Enable NIR-based loop unrolling.Eric Anholt2016-12-291-0/+5
* nir: stop gcc warning about uninitialised variablesTimothy Arceri2016-12-291-1/+1
* radv: denote support for extended storage image formats.Dave Airlie2016-12-281-2/+4
* spirv: add interface for drivers to define support extensions.Dave Airlie2016-12-285-4/+24
* mesa/shaderobj: Fix races on refcountsChad Versace2016-12-281-10/+4
* freedreno/ir3: fix linkage::var sizeRob Clark2016-12-271-1/+1
* freedreno/ir3: treat clipvertex like a normal varyingRob Clark2016-12-271-3/+1
* freedreno/a5xx: transform-feedback supportRob Clark2016-12-277-38/+209
* freedreno: update generated headersRob Clark2016-12-277-43/+81
* freedreno/ir3: UBO support for 64b GPUs (a5xx)Rob Clark2016-12-271-3/+24
* freedreno/ir3: rework location of driver constantsRob Clark2016-12-276-53/+75
* freedreno/a5xx: fix emit for bo addressesRob Clark2016-12-271-3/+9
* freedreno/a5xx: texture layoutRob Clark2016-12-272-2/+2
* ttn: set ->info->num_ubosRob Clark2016-12-271-1/+4
* anv: Handle vkGetPhysicalDeviceQueueFamilyProperties with count == 0Chad Versace2016-12-271-1/+8
* egl: Emit correct error when robust context creation failsChad Versace2016-12-271-12/+26
* anv: return count of queue families writtenDamien Grassart2016-12-271-0/+2
* i965: Allow import/export of ARGB1555 imagesChad Versace2016-12-271-0/+3
* mesa/texformat: Handle GL_RGBA + GL_UNSIGNED_SHORT_5_5_5_1Chad Versace2016-12-271-0/+2
* dri: Add __DRI_IMAGE_FORMAT_ARGB1555Chad Versace2016-12-271-0/+4
* egl/dri2: implement query surface hookTapani Pälli2016-12-271-0/+36
* radv: add some asserts for operations on general queueDave Airlie2016-12-272-0/+3
* radv: Also skip DCC clear flushes for compute.Bas Nieuwenhuizen2016-12-274-12/+16
* radv: handle queue present directly to winsysDave Airlie2016-12-261-1/+9
* intel/blorp_blit: Fix max blit size for gen6Jordan Justen2016-12-261-2/+3
* radv: fix rendering to b10g11r11_ufloat_pack32Dave Airlie2016-12-261-1/+1
* radv: handle multi-component shared load/stores.Dave Airlie2016-12-261-12/+29
* clover: Use Clang's diagnosticsVedran Miletić2016-12-241-1/+6
* radv: return count of queue families writtenDamien Grassart2016-12-251-1/+4
* i965/generator/tex: Handle an immediate sampler with an indirect textureJason Ekstrand2016-12-232-4/+12
* swr: fix icc compile errorBruce Cherniak2016-12-231-1/+1
* radv: set some proper values for interp offset limits.Dave Airlie2016-12-231-3/+3
* radv: bump texel offsets to align with radeonsiDave Airlie2016-12-231-4/+4
* nir/algebraic: Add optimizations for "a == a && a CMP b"Jason Ekstrand2016-12-221-0/+8
* i965: Use nir_opt_trivial_continues and nir_opt_ifJason Ekstrand2016-12-221-0/+9
* nir: Add a pass for moving SPIR-V continue blocks to the ends of loopsJason Ekstrand2016-12-223-0/+259
* nir: Add an optimization pass to remove trivial continuesJason Ekstrand2016-12-223-0/+140
* nir: Correctly handle blocks in cf_node_cf_tree_nextJason Ekstrand2016-12-221-1/+1
* i965: make use of nir_lower_returns() for GLTimothy Arceri2016-12-232-6/+2
* nir: update nir_lower_returns to only predicate instructions when neededTimothy Arceri2016-12-231-6/+41
* i965: disable loop unrolling in GLSL IRTimothy Arceri2016-12-231-1/+1
* i965: use nir loop unrolling passTimothy Arceri2016-12-232-5/+20
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 20:51:01 +0000