summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* main: Added entry point for glCreateQueriesMartin Peres2015-03-254-7/+80
* main: Added entry point for glGetTransformFeedbacki64_vMartin Peres2015-03-254-0/+44
* main: Added entry point for glGetTransformFeedbacki_vMartin Peres2015-03-254-0/+41
* main: Added entry point for glGetTransformFeedbackivMartin Peres2015-03-254-0/+35
* main: Added entry point for glTransformFeedbackBufferRangeMartin Peres2015-03-255-16/+94
* main: Added entry point for glTransformFeedbackBufferBaseMartin Peres2015-03-255-35/+129
* main: Added entry point for glCreateTransformFeedbacksMartin Peres2015-03-254-15/+63
* main: fix the validation of the number of samplesMartin Peres2015-03-251-0/+9
* main: replace tabs by 8 spaces in fbobject.cMartin Peres2015-03-251-83/+83
* main: replace tabs by 8 spaces in bufferobj.cMartin Peres2015-03-251-8/+8
* mesa: Apply visibility flags to src/Makefile.am targetsKristian Høgsberg2015-03-241-0/+3
* nir: Fix typo.Matt Turner2015-03-241-1/+1
* nir: Recognize sat(add(b2f(a), b2f(b))) as a logical OR.Matt Turner2015-03-241-0/+1
* nir: Recognize mul(b2f(a), b2f(b)) as a logical AND.Matt Turner2015-03-241-0/+2
* glsl: Recognize sat(add(b2f(a), b2f(b))) as a logical OR.Matt Turner2015-03-241-0/+12
* glsl: Recognize mul(b2f(a), b2f(b)) as a logical AND.Matt Turner2015-03-241-0/+4
* nir: Handle mixed scalar/vector arguments to logical and/or/xor.Matt Turner2015-03-241-18/+21
* glsl: Allow vector logic ops to be generated.Matt Turner2015-03-242-9/+6
* gallium/util: Use HAVE___BUILTIN_FFS* macros.Jonathan Gray2015-03-241-2/+16
* i965: add the remaining files to the tarballEmil Velikov2015-03-241-0/+3
* glsl: add the remaining files to the tarballEmil Velikov2015-03-242-0/+2
* gbm: remove gbm_gallium_drm from the loaderEmil Velikov2015-03-241-24/+0
* glsl: Generate link error for non-matching gl_FragCoord redeclarationsAnuj Phogat2015-03-241-13/+2
* vc4: Add a dump-the-surface-contents routine.Eric Anholt2015-03-242-0/+101
* vc4: Allow DRI3 on simulation, as well.Eric Anholt2015-03-241-0/+5
* vc4: Fix pitch alignment of linear textures.Eric Anholt2015-03-241-1/+1
* vc4: Write the alignment of level width consistently in validation.Eric Anholt2015-03-241-2/+2
* vc4: Fix use of a bool as an enum.Eric Anholt2015-03-241-1/+1
* vc4: Decide the HW's format before laying out the miptree.Eric Anholt2015-03-241-3/+3
* vc4: Use our device-specific ioctls for create/mmap.Eric Anholt2015-03-241-15/+36
* vc4: Make a new #define for making code conditional on the simulator.Eric Anholt2015-03-243-15/+25
* vc4: Add some useful debug printfs for miptrees.Eric Anholt2015-03-241-0/+37
* glsl: avoid calling base_alignment when samplers are involvedIlia Mirkin2015-03-242-9/+4
* Revert "nv50,nvc0: remove bogus 64_FLOAT formats"Ilia Mirkin2015-03-231-0/+5
* mapi: Make private copies of name strings provided by client.Mario Kleiner2015-03-231-1/+1
* clover: Return 0 as storage size for local kernel args that are not set v2Tom Stellard2015-03-231-1/+1
* gallivm: Use MCInstrInfo in the disassembler for querying instruction infoTom Stellard2015-03-231-7/+1
* clover: use get_device_vendor instead of get_vendorGiuseppe Bilotta2015-03-231-1/+1
* gallium: implement get_device_vendor() for existing driversGiuseppe Bilotta2015-03-2313-0/+83
* gallium: introduce get_device_vendor() entrypoint for pipesGiuseppe Bilotta2015-03-232-0/+14
* gallium: remove trailing whitespace in p_screen.hGiuseppe Bilotta2015-03-231-1/+1
* clover: The unit for CL_DEVICE_MEM_BASE_ADDR_ALIGN is bits not bytesTom Stellard2015-03-231-0/+3
* clover: Add all the mandatory 1.1 extensions to the extension stringTom Stellard2015-03-231-1/+7
* clover: Add a space at the end of CL_DEVICE_OPENCL_C_VERSIONTom Stellard2015-03-231-1/+1
* i965/vec4: Fix handling of multiple register reads and writes in dead_code_el...Francisco Jerez2015-03-231-7/+15
* i965/vec4: Calculate live intervals with subregister granularity.Francisco Jerez2015-03-232-33/+46
* i965/vec4: Define helpers to calculate the common live interval of a range of...Francisco Jerez2015-03-234-29/+31
* i965/vec4: Define helper functions to convert a register to a variable index.Francisco Jerez2015-03-234-28/+34
* i965/vec4: Don't lose the force_writemask_all flag during CSE.Francisco Jerez2015-03-231-0/+3
* i965/vec4: Fix handling of multiple register reads and writes in opt_cse().Francisco Jerez2015-03-231-8/+17
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 07:31:02 +0000