summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* nvc0: do not bind input params at compute state init on FermiSamuel Pitoiset2015-10-181-8/+0
* i965/vs: Drop hack that created NIR for fixed function vertex programs.Kenneth Graunke2015-10-171-12/+0
* i965/nir: Switch on shader stage in nir_lower_outputs().Kenneth Graunke2015-10-171-5/+21
* radeonsi: don't use the AMDGPU intrinsic for CMPMarek Olšák2015-10-171-9/+22
* radeonsi: use LRP from gallivmMarek Olšák2015-10-171-2/+0
* radeonsi: don't emit AMDGPU intrinsics for integer abs, min, maxMarek Olšák2015-10-171-10/+50
* radeonsi: don't emit AMDGPU intrinsics for EX2, ROUND, TRUNCMarek Olšák2015-10-171-3/+3
* radeonsi: initialize output, temp, and address registers to "undef"Marek Olšák2015-10-171-4/+15
* gallivm: implement the correct version of LRPMarek Olšák2015-10-171-6/+13
* gallivm: set correct opcode info from unary/binary/ternary emitsMarek Olšák2015-10-171-3/+6
* radeonsi: implement vertex color clampingMarek Olšák2015-10-175-4/+52
* radeonsi: implement fragment color clampingMarek Olšák2015-10-176-2/+18
* radeonsi: clean up other scratch buffer functionsMarek Olšák2015-10-171-15/+8
* radeonsi: clean up copy-pasted scratch buffer updatesMarek Olšák2015-10-171-26/+13
* radeonsi: unify shader create functionsMarek Olšák2015-10-171-40/+9
* radeonsi: unify shader delete functionsMarek Olšák2015-10-171-67/+17
* radeonsi: fix a GS copy shader leakMarek Olšák2015-10-171-1/+3
* radeonsi: remove an unused ctx parameter in si_shader_destroyMarek Olšák2015-10-174-6/+6
* radeonsi: print export_prim_id from the shader keyMarek Olšák2015-10-171-0/+2
* radeonsi: disable NaNs for LS and HSMarek Olšák2015-10-171-2/+4
* radeonsi: clean up si_llvm_init_export_argsMarek Olšák2015-10-171-42/+35
* tgsi: move pipe_shader_from_tgsi_processor function to utilMarek Olšák2015-10-172-24/+24
* mesa: remove FLUSH_VERTICES() in _mesa_MatrixMode()Brian Paul2015-10-171-1/+0
* st/mesa: fix clip state dependenciesMarek Olšák2015-10-171-1/+4
* gallium/hud: fix possible NULL pointer dereferenceMarek Olšák2015-10-171-0/+3
* scons: fix MSVC, MinGW buildBrian Paul2015-10-174-2/+21
* build: fix make-check after a6a6a71Rob Clark2015-10-171-0/+5
* build: fix out-of-tree build after b9b40efRob Clark2015-10-171-0/+1
* nvc0: add support for performance monitoring metrics on FermiSamuel Pitoiset2015-10-174-3/+500
* glsl: (mostly) remove libglsl_utilRob Clark2015-10-165-11/+1
* nir: remove dependency on glslRob Clark2015-10-1629-19/+34
* glsl: move half<->float convertion to utilRob Clark2015-10-1613-155/+228
* glsl: move builtin vector types to glsl_types.cppRob Clark2015-10-162-3/+15
* glsl: couple shader_enums cleanupsRob Clark2015-10-163-5/+15
* glsl: initialise record array count to 1Timothy Arceri2015-10-171-0/+1
* nir: add atomic lowering support for AoATimothy Arceri2015-10-171-10/+12
* nir: wrapper for glsl_type arrays_of_arrays_size()Timothy Arceri2015-10-172-0/+8
* tgsi: initialize ctx.file in tgsi_dump_instruction()Brian Paul2015-10-161-0/+1
* nvc0: add a note about MP counters on GF100/GF110Samuel Pitoiset2015-10-161-0/+5
* nvc0: add MP counters variants for GF100/GF110Samuel Pitoiset2015-10-162-77/+483
* nvc0: move SW/HW queries info to their respective filesSamuel Pitoiset2015-10-167-178/+228
* nvc0: enable compute support by default on FermiSamuel Pitoiset2015-10-162-8/+2
* nvc0: allow only one active query for the MP counters groupSamuel Pitoiset2015-10-161-11/+9
* nvc0: read MP counters of all GPCs on FermiSamuel Pitoiset2015-10-161-1/+1
* nvc0: store the number of GPCs to nvc0_screenSamuel Pitoiset2015-10-162-0/+2
* nvc0: fix unaligned mem access when reading MP counters on FermiSamuel Pitoiset2015-10-161-6/+12
* nvc0: fix monitoring multiple MP counters queries on FermiSamuel Pitoiset2015-10-161-76/+87
* nvc0: fix queries which use multiple MP counters on FermiSamuel Pitoiset2015-10-161-47/+81
* nvc0: allow to use 8 MP counters on FermiSamuel Pitoiset2015-10-162-19/+13
* nvc0: fix sequence field init for MP counters on FermiSamuel Pitoiset2015-10-161-2/+4