summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* glapi: Mark compressed teximage functions as sync.Eric Anholt2017-03-161-5/+5
* glapi: Annotate functions with "marshal" attribute.Paul Berry2017-03-166-27/+44
* egl: Implement __DRI_BACKGROUND_CALLABLEEric Anholt2017-03-165-1/+22
* glx: Implement __DRI_BACKGROUND_CALLABLEPaul Berry2017-03-162-1/+30
* mesa: Add SetBackgroundContext to dd_function_tablePaul Berry2017-03-162-0/+21
* dri: Update dri_util to keep track of __DRI_BACKGROUND_CALLABLEPaul Berry2017-03-162-0/+3
* gallivm: (trivial) remove duplicated lineRoland Scheidegger2017-03-161-1/+0
* draw: (trivial) remove a unnecessary lp_build_alloca()Roland Scheidegger2017-03-161-2/+0
* swr: support layer output in geometry shadersIlia Mirkin2017-03-151-0/+2
* Revert "radv: Emit cache flushes before CP DMA."Bas Nieuwenhuizen2017-03-161-3/+0
* gallium/tgsi: Treat UCMP sources as floats to match the GLSL-to-TGSI pass exp...Francisco Jerez2017-03-152-16/+46
* util/disk_cache: do eviction before creating .tmpGrazvydas Ignotas2017-03-161-10/+8
* swr: validate backend state numAttributesTim Rowley2017-03-151-0/+2
* gbm: Export a get modifiersBen Widawsky2017-03-155-0/+66
* i965: introduce modifier selection.Ben Widawsky2017-03-151-0/+19
* egl/drm: Use modifiers for backbuffer creationBen Widawsky2017-03-151-4/+15
* gbm: Introduce modifiers into surface/bo creationBen Widawsky2017-03-155-12/+116
* i965: Implement basic modifier image creationBen Widawsky2017-03-151-4/+34
* radeonsi: implement TGSI opcodes TEX_LZ and TXF_LZMarek Olšák2017-03-152-6/+16
* glsl_to_tgsi: use TEX_LZ and TXF_LZ when availableMarek Olšák2017-03-151-6/+20
* glsl_to_tgsi: remove a redundant statementMarek Olšák2017-03-151-2/+0
* gallium: add TGSI opcodes TEX_LZ and TXF_LZMarek Olšák2017-03-154-5/+39
* gallium: add PIPE_CAP_TGSI_TEX_TXF_LZMarek Olšák2017-03-1517-0/+18
* radeonsi: disable sinking common instructions down to the end blockSamuel Pitoiset2017-03-151-0/+11
* tgsi: add missing compute shader entry in tgsi_get_processor_name()Samuel Pitoiset2017-03-151-0/+2
* radeonsi: clean up tex_fetch_ptrs()Samuel Pitoiset2017-03-151-6/+4
* glx: don't expose systemTimeExtension for DRI2/DRI3/DRISWEmil Velikov2017-03-153-4/+0
* anv: do not open random render node(s)Emil Velikov2017-03-151-15/+38
* radv: do not open random render node(s)Emil Velikov2017-03-151-12/+36
* radv/winsys: use drmGetDevice2 APIEmil Velikov2017-03-151-2/+2
* winsys/amdgpu: use drmGetDevice2 APIEmil Velikov2017-03-151-2/+2
* loader: use drmGetDevice[s]2 APIEmil Velikov2017-03-151-3/+3
* util/sha1: drop _mesa_sha1_{update, format} return typeEmil Velikov2017-03-154-16/+14
* util/sha1: rework _mesa_sha1_{init,final}Emil Velikov2017-03-156-64/+44
* util/sha1: add non-typedef name for the SHA1_CTX structEmil Velikov2017-03-152-1/+4
* radv: Remove unused descriptor set field.Bas Nieuwenhuizen2017-03-151-1/+0
* r600: refactor binding code for attach buffer to CB.Dave Airlie2017-03-151-33/+78
* r600: refactor out CB setup.Dave Airlie2017-03-151-104/+143
* r600: refactor texture resource words setup code.Dave Airlie2017-03-151-88/+131
* r600: factor out the code to initialise a buffer resource.Dave Airlie2017-03-151-29/+51
* r600g: make framebuffer atom rely on dual src blend state.Dave Airlie2017-03-154-2/+7
* intel/debug: Add a common INTEL_DEBUG=nohiz optionJason Ekstrand2017-03-145-6/+4
* anv/image: Move handling of INTEL_VK_HIZJason Ekstrand2017-03-141-2/+2
* radv: trivial tidy upsTimothy Arceri2017-03-152-5/+2
* util/disk_cache: scale cache according to filesystem sizeAlan Swanson2017-03-151-3/+8
* util/disk_cache: actually enforce cache sizeAlan Swanson2017-03-152-4/+24
* util/disk_cache: use LRU eviction rather than random evictionAlan Swanson2017-03-151-43/+34
* util/disk_cache: don't fallback to an empty cache dir on evictTimothy Arceri2017-03-151-6/+27
* util/disk_cache: use a thread queue to write to shader cacheTimothy Arceri2017-03-152-13/+75
* util/disk_cache: add helpers for creating/destroying disk cache put jobsTimothy Arceri2017-03-151-0/+40
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 21:16:59 +0000