summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965: Clean up context constant initialization code.Kenneth Graunke2015-11-161-80/+54
* i965: Convert scalar_* flags to a scalar_stage array.Kenneth Graunke2015-11-1610-39/+27
* r200: fix bgrx8/xrgb8 blitsRoland Scheidegger2015-11-171-0/+4
* radeon: fix bgrx8/xrgb8 blitsRoland Scheidegger2015-11-171-0/+2
* meta/generate_mipmap: Only modify the draw framebuffer binding in fallback_re...Ian Romanick2015-11-161-4/+4
* nir/glsl: Fix copy-n-paste mistakes from commit 213f864.Matt Turner2015-11-161-3/+3
* radeonsi: enable optimal raster config setting for fiji (v2)Alex Deucher2015-11-161-3/+9
* radeonsi: use proper GRBM_GFX_INDEX offset for CI+Alex Deucher2015-11-161-4/+12
* nv50: add missing header into the sources listEmil Velikov2015-11-161-0/+1
* nir/glsl_to_nir: use _mesa_fls() to compute num_texturesJuan A. Suarez Romero2015-11-161-7/+2
* nir/copy_propagate: do not copy-propagate MOV srcs with source modifiersIago Toral Quiroga2015-11-161-1/+6
* nv50,nvc0: disable render condition around clear_* functionsIlia Mirkin2015-11-144-0/+32
* i965: Introduce a MOV_INDIRECT opcode.Kenneth Graunke2015-11-146-0/+80
* nv50: add support for performance metrics on G84+Samuel Pitoiset2015-11-144-3/+259
* nv50: add compute-related MP perf counters on G84+Samuel Pitoiset2015-11-149-2/+548
* nv50: implement a basic compute supportSamuel Pitoiset2015-11-1410-9/+1006
* nv50: free interpolation parameters in nv50_program_destroy()Samuel Pitoiset2015-11-141-1/+1
* nvc0: reduce the number of GPR used when reading MP perf countersSamuel Pitoiset2015-11-141-1/+2
* nouveau: don't expose HEVC decoding supportIlia Mirkin2015-11-141-0/+1
* nir: Silence GCC maybe-uninitialized warnings.Vinson Lee2015-11-131-0/+3
* i965: Add a SHADER_OPCODE_URB_READ_SIMD8_PER_SLOT opcode.Kenneth Graunke2015-11-134-5/+10
* glsl: Allow implicit int -> uint conversions for the % operator.Kenneth Graunke2015-11-131-9/+28
* i965: Print input/output VUE maps on INTEL_DEBUG=vs, gs.Kenneth Graunke2015-11-134-1/+40
* i965: Make convert_attr_sources_to_hw_regs handle stride == 0.Kenneth Graunke2015-11-131-1/+2
* nir: Add helpers for getting input/output intrinsic sources.Kenneth Graunke2015-11-132-0/+45
* nir: Don't lower TCS outputs to temporaries.Kenneth Graunke2015-11-131-0/+3
* nir: Allow outputs reads and add the relevant intrinsics.Kenneth Graunke2015-11-134-8/+21
* nir/lower_io: Introduce nir_store_per_vertex_output intrinsics.Kenneth Graunke2015-11-133-5/+26
* nir/lower_io: Use load_per_vertex_input intrinsics for TCS and TES.Kenneth Graunke2015-11-131-4/+8
* i965: Silence unused parameter warnings in get_buffer_rectIan Romanick2015-11-131-4/+3
* meta/generate_mipmap: Don't leak the sampler objectIan Romanick2015-11-131-0/+2
* i965: Remove unneeded #includes.Matt Turner2015-11-131-4/+0
* i965: Silence warning.Matt Turner2015-11-131-2/+2
* i965: Don't write beyond allocated memory.Juha-Pekka Heikkila2015-11-131-1/+1
* i965: Use BRW_MRF_COMPR4 macro in more places.Matt Turner2015-11-134-6/+6
* i965: Combine register file field.Matt Turner2015-11-137-34/+27
* i965: Replace HW_REG with ARF/FIXED_GRF.Matt Turner2015-11-1313-211/+157
* i965/fs: Set stride correctly for immediates in fs_reg(brw_reg).Matt Turner2015-11-131-0/+6
* i965/fs: Handle type-V immediates in brw_reg_from_fs_reg().Matt Turner2015-11-131-0/+3
* i965: Rename GRF to VGRF.Matt Turner2015-11-1330-194/+194
* i965: Move BAD_FILE from the beginning of enum register_file.Matt Turner2015-11-131-1/+1
* i965: Initialize registers.Matt Turner2015-11-133-2/+18
* i965: Use brw_reg's nr field to store register number.Matt Turner2015-11-1325-290/+276
* i965: Unwrap some lines.Matt Turner2015-11-134-12/+4
* i965/vec4: Remove swizzle/writemask fields from src/dst_reg.Matt Turner2015-11-132-8/+1
* i965: Remove fixed_hw_reg field from backend_reg.Matt Turner2015-11-1311-162/+139
* i965: Use immediate storage in inherited brw_reg.Matt Turner2015-11-1310-95/+96
* i965: Add and use enum brw_reg_file.Matt Turner2015-11-134-19/+23
* i965: Reorganize brw_reg fields.Matt Turner2015-11-131-8/+8
* i965: Make 'dw1' and 'bits' unnamed structures in brw_reg.Matt Turner2015-11-1314-178/+185
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 06:10:09 +0000