summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* radeon: Wait for BO idle if necessary before mapping it.Michel Dänzer2009-07-031-0/+2
* r300: Guard debugging output.Michel Dänzer2009-07-031-2/+3
* intel: Fall back on glBitmap with fog enabled.Eric Anholt2009-07-021-0/+6
* intel: Flush when mapping buffer objects so writes don't get reordered.Eric Anholt2009-07-022-0/+5
* vbo: If MapBufferRange fails, try MapBuffer instead.Corbin Simpson2009-07-021-1/+2
* Nuke old trace-drm integration.Corbin Simpson2009-07-021-165/+0
* intel: Fix leak of DRI option info due to using the wrong free routine.Eric Anholt2009-07-021-1/+1
* intel: Clean up leak of driver context structure on context destroy.Eric Anholt2009-07-021-1/+2
* intel: Init num_fences to clean up valgrind warning.Eric Anholt2009-07-021-1/+1
* r300g: Readd trace driver supportJakob Bornecrantz2009-07-021-0/+5
* i915g: Readd trace driver supportJakob Bornecrantz2009-07-021-0/+5
* trace: Add drm api integrationJakob Bornecrantz2009-07-024-12/+265
* radeon/r200/r300: drop radeon renderbuffer private width/heightDave Airlie2009-07-025-15/+13
* radeon/r300: use base width/height.Dave Airlie2009-07-022-12/+13
* i965: fixes for JMPIXiang, Haihao2009-07-023-10/+14
* r300g: Fix recursive Draw flush.Corbin Simpson2009-07-012-1/+7
* r300g: Use floats for surface_copy texcoords, use correct src and dest.Corbin Simpson2009-07-011-16/+17
* radeon-gallium: Adapt to drm_api changes.Corbin Simpson2009-07-012-23/+33
* intel: Avoid pointer arithmetic on void *.Eric Anholt2009-06-301-1/+1
* i965: Increase G4X default VS URB allocation to actually allow 32 threads.Eric Anholt2009-06-301-3/+14
* nouveau: return some supported zeta formatsBen Skeggs2009-07-0111-1/+51
* nouveau: deal with PIPE_CAP_TGSI_CONT_SUPPORTEDBen Skeggs2009-07-016-0/+12
* nouveau: fix build...Ben Skeggs2009-07-011-19/+24
* drm/st: Remove drm_api struct from driversJakob Bornecrantz2009-07-017-12/+33
* i965: first attempt at handling URB overflow when there's too many vs outputsBrian Paul2009-06-302-4/+49
* i965: use BRW_MAX_MRFBrian Paul2009-06-301-1/+1
* i965: use BRW_MAX_GRF, BRW_MAX_MRFBrian Paul2009-06-301-2/+3
* i965: move BRW_MAX_GRF, define BRW_MAX_MRFBrian Paul2009-06-302-6/+8
* i965: defined BRW_MAX_MRFBrian Paul2009-06-301-0/+3
* i965: comments and a new assertionBrian Paul2009-06-301-2/+4
* i915: Fix assertion failure on remapping a non-BO-backed VBO.Eric Anholt2009-06-301-1/+4
* Merge branch 'mesa_7_5_branch'Brian Paul2009-06-3010-18/+48
|\
| * mesa: fix transform_points_3d_no_rot using undefined values in %xmm0Arthur HUILLET2009-06-302-0/+2
| * glx: plug a leakKristof Ralovich2009-06-301-0/+2
| * glx: fix null pointer dereference segfault (bug 22546)Brian Paul2009-06-301-1/+1
| * mesa: Set FLUSH_EXPLICIT_BIT flags when calling FlushMappedBufferRange.José Fonseca2009-06-302-9/+22
| * util: Set PIPE_BUFFER_USAGE_FLUSH_EXPLICIT when calling buffer_flush_mapped_r...José Fonseca2009-06-301-1/+3
| * gallium: New PIPE_BUFFER_USAGE_FLUSH_EXPLICIT flag for buffer_flush_mapped_ra...José Fonseca2009-06-303-7/+18
* | gallium: remove the pipe_sampler_state::shadow_ambient fieldBrian Paul2009-06-304-4/+0
* | identity: Create a drm_api wrapperJakob Bornecrantz2009-06-305-1/+230
* | drm/st: Return drm_api struct from a functionJakob Bornecrantz2009-06-3023-59/+102
* | softpipe: use shadow_compare4() to compare texcoord to four texture samplesBrian Paul2009-06-291-12/+78
* | softpipe: pass sampler state to shadow_compare()Brian Paul2009-06-291-19/+17
* | nouveau: Expect right params to tex_transfer_destroy().Younes Manton2009-06-291-1/+1
* | nouveau: Turn off debug cannon.Younes Manton2009-06-291-2/+1
* | intel: Enable EXT_gpu_program_parameters.Eric Anholt2009-06-291-0/+2
* | Merge branch 'mesa_7_5_branch'Brian Paul2009-06-291-1/+1
|\|
| * intel: added null ptr checkBrian Paul2009-06-291-1/+1
* | gallium/draw: sketch out some missing pointcoord codeBrian Paul2009-06-291-1/+11
* | st/mesa: enable GL_ARB_framebuffer_objectBrian Paul2009-06-291-0/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 10:05:05 +0000