summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* v3d: Remove some dead members of struct v3d_compile.Eric Anholt2019-03-211-12/+0
* v3d: Upload all of UBO[0] if any indirect load occurs.Eric Anholt2019-03-214-167/+20
* v3d: Move constant offsets to UBO addresses into the main uniform stream.Eric Anholt2019-03-215-11/+22
* v3d: Rename v3d_tmu_config_data to v3d_unit_data.Eric Anholt2019-03-213-13/+13
* configure.ac/meson.build: Add options for library suffixesBenjamin Gordon2019-03-215-21/+21
* nir: Record non-vector/scalar varyings as unmovable when compactingKenneth Graunke2019-03-211-1/+3
* freedreno/ir3: dynamic UBO indexing vs 64b pointersRob Clark2019-03-211-2/+2
* freedreno/ir3: fix bit_countRob Clark2019-03-211-2/+23
* freedreno/ir3: additional loweringRob Clark2019-03-211-0/+6
* freedreno/ir3: optimize sam.s2en to samRob Clark2019-03-213-6/+36
* freedreno/ir3: enable indirect tex/samp (sam.s2en)Rob Clark2019-03-212-22/+73
* freedreno/ir3: find # of samplers from uniform varsRob Clark2019-03-213-13/+13
* nir: move gls_type_get_{sampler,image}_count()Rob Clark2019-03-213-42/+45
* freedreno/ir3: fix regmask for merged regsRob Clark2019-03-212-3/+13
* freedreno/ir3: fix sam.s2en encodingRob Clark2019-03-212-9/+12
* freedreno/ir3: fix sam.s2en decodingRob Clark2019-03-211-3/+5
* freedreno/ir3/ra: fix half-class conflictsRob Clark2019-03-211-7/+14
* freedreno/ir3 better cat6 encoding detectionRob Clark2019-03-212-8/+24
* ac: fix incorrect argument type for tbuffer.{load,store} with LLVM 7Samuel Pitoiset2019-03-211-4/+4
* ac: fix 16-bit shiftsSamuel Pitoiset2019-03-211-12/+21
* ac: add 16-bit support to fractSamuel Pitoiset2019-03-211-1/+4
* ac: add 16-bit support fo fsignSamuel Pitoiset2019-03-211-1/+5
* ac: add f16_0 and f16_1 constantsSamuel Pitoiset2019-03-212-0/+4
* nir: only override previous alu during loop analysis if supportedTimothy Arceri2019-03-211-2/+4
* radv: add missing initializations since VK_EXT_pipeline_creation_feedbackSamuel Pitoiset2019-03-211-2/+2
* radv: enable VK_KHR_8bit_storageRhys Perry2019-03-213-0/+11
* ac/nir: implement 8-bit conversionsRhys Perry2019-03-211-0/+4
* ac/nir: add 8-bit types to glsl_base_to_llvm_typeRhys Perry2019-03-211-0/+3
* ac/nir: implement 8-bit ssbo storesRhys Perry2019-03-211-2/+7
* ac: add ac_build_tbuffer_store_byte() helperSamuel Pitoiset2019-03-212-0/+28
* ac/nir: implement 8-bit push constant, ssbo and ubo loadsRhys Perry2019-03-211-10/+55
* ac: add ac_build_tbuffer_load_byte() helperSamuel Pitoiset2019-03-212-0/+26
* ac: add various int8 definitionsSamuel Pitoiset2019-03-212-2/+10
* anv/radv: release memory allocated by glsl types during spirv_to_nirTapani Pälli2019-03-212-0/+4
* spirv: Drop inline tg4 loweringJason Ekstrand2019-03-211-54/+30
* anv,radv,turnip: Lower TG4 offsets with nir_lower_texJason Ekstrand2019-03-213-0/+3
* nir/lower_tex: Add support for tg4 offsets loweringKarol Herbst2019-03-212-0/+62
* nv50/ir/nir: support gather offsetsKarol Herbst2019-03-212-3/+16
* nir: add support for gather offsetsKarol Herbst2019-03-218-7/+66
* nir/deref: remove casts of casts which are likely redundant (v3)Dave Airlie2019-03-211-2/+26
* nir/spirv: don't use bare types, remove assert in split vars for testingDave Airlie2019-03-212-4/+3
* iris: Let blorp update the clear color for us.Rafael Antognolli2019-03-205-35/+33
* iris: Track fast clear color.Rafael Antognolli2019-03-202-3/+33
* iris: Stall on the CPU and resolve predication during fast clears.Rafael Antognolli2019-03-201-0/+40
* iris: Add iris_resolve_conditional_render().Rafael Antognolli2019-03-202-0/+25
* iris: Implement fast clear color.Rafael Antognolli2019-03-202-24/+157
* intel/blorp: Make swizzle_color_value public.Rafael Antognolli2019-03-202-1/+4
* intel/isl: Add isl_format_has_color_component() function.Rafael Antognolli2019-03-202-0/+25
* iris: Bring back check for srgb and fast clear color.Rafael Antognolli2019-03-201-3/+1
* iris: Add function to update clear color in surface state.Rafael Antognolli2019-03-201-2/+30
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 00:29:48 +0000