summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: lower ffma in nir to mad.Dave Airlie2017-10-111-0/+1
* radv: lower ffma in nir.Dave Airlie2017-10-111-0/+1
* radv: Add R16G16B16A16_SNORM fast clear supportAlex Smith2017-10-111-0/+6
* broadcom/vc5: Fix handling of 5551 textures using the new gallium format.Eric Anholt2017-10-101-2/+2
* broadcom/vc5: Set the RCL's MSAA mode to match the BCL's MSAA state.Eric Anholt2017-10-101-0/+2
* braodcom/vc5: Set up clear color for higher-bpp formats.Eric Anholt2017-10-102-4/+45
* broadcom/vc5: Set up per-MRT clear colors.Eric Anholt2017-10-103-41/+22
* broadcom/vc5: Fix blendfactor zero handling.Eric Anholt2017-10-101-0/+1
* broadcom/vc5: Fix Rendering Mode Common Config's color store bitmask.Eric Anholt2017-10-101-1/+1
* broadcom/vc5: Add support for f32 render targets.Eric Anholt2017-10-103-13/+38
* broadcom/vc5: Fix color masks for non-independent blending.Eric Anholt2017-10-101-8/+16
* broadcom/vc5: Make the BCL's number of render targets setup match the RCL.Eric Anholt2017-10-101-1/+2
* braodcom/vc5: Fix tile size setup for MRTs.Eric Anholt2017-10-101-2/+2
* broadcom/vc5: Start hooking up multiple render targets support.Eric Anholt2017-10-103-17/+48
* broadcom/vc5: Add support for GL_EXT_provoking_vertex.Eric Anholt2017-10-103-1/+5
* braodcom/vc5: Find the actual first TF output for our TF spec.Eric Anholt2017-10-101-1/+6
* broadcom/vc5: Fix translation of transform feedback's output_register field.Eric Anholt2017-10-101-2/+16
* broadcom/vc5: Mark our primitives as needing TF processing.Eric Anholt2017-10-102-4/+18
* broadcom/vc5: Fix setup of TF dword output count.Eric Anholt2017-10-102-2/+2
* broadcom/vc5: Fix up a comment from vc4 about the predraw texture setup.Eric Anholt2017-10-101-1/+3
* broadcom/vc5: Flush the job when mapping a transform feedback buffer.Eric Anholt2017-10-103-0/+32
* broadcom/vc5: Fix handling of interp qualifiers on builtin color inputs.Eric Anholt2017-10-105-20/+31
* broadcom/vc5: Fix CLIF dumping of lists that aren't capped by a HALT.Eric Anholt2017-10-103-10/+23
* broadcom/vc5: Fix depth and stencil clear values.Eric Anholt2017-10-104-15/+11
* broadcom/vc5: Add missing Z16 format.Eric Anholt2017-10-101-0/+1
* braodcom/vc5: Fix incorrect early Z writes in discard shaders.Eric Anholt2017-10-101-1/+6
* broadcom/compiler: Set up passthrough Z when doing FS discards.Eric Anholt2017-10-103-2/+15
* broadcom/compiler: Don't forget the discard state on TLB Z writes.Eric Anholt2017-10-101-0/+1
* broadcom/compiler: Use defines instead of magic values in TLB write setup.Eric Anholt2017-10-101-6/+33
* broadcom/vc5: Add proper support for base_vertex and base_instance.Eric Anholt2017-10-103-20/+24
* broadcom/xml: Add the vc5 Base Vertex/Base Instance packet.Eric Anholt2017-10-101-0/+6
* broadcom/vc5: Use supertiles and generic tile lists.Eric Anholt2017-10-103-73/+130
* broadcom/xml: Add a bunch more vc5 tile list management packets.Eric Anholt2017-10-101-0/+60
* broadcom/xml: Remove vc5 base packet for tile bin/render mode config.Eric Anholt2017-10-101-10/+0
* braodcom/xml: Fix a pasteo in vc5 store tile buffer general.Eric Anholt2017-10-101-1/+1
* broadcom: Add V3D 3.3 gallium driver called "vc5", for BCM7268.Eric Anholt2017-10-1042-2/+9129
* broadcom: Add VC5 NIR compiler.Eric Anholt2017-10-1017-0/+7498
* broadcom: Add vc5 CLIF dumpingEric Anholt2017-10-103-0/+312
* broadcom: Add V3D 3.3 QPU instruction pack, unpack, and disasm.Eric Anholt2017-10-1012-0/+2774
* broadcom: Introduce a v3d_debug.h header for vc5 and broadcom Vulkan.Eric Anholt2017-10-103-0/+173
* configure: Add the new "vc5" driver to the list, requiring a simulator.Eric Anholt2017-10-101-1/+1
* nir: Move vc4's alpha test lowering to core NIR.Eric Anholt2017-10-109-55/+168
* mesa: Alphabetize GL_MESA_tile_raster_order in the extensions list.Eric Anholt2017-10-101-1/+1
* mesa: Implement a new GL_MESA_tile_raster_order extension.Eric Anholt2017-10-109-0/+76
* broadcom/vc4: Expose PIPE_CAP_TILE_RASTER_ORDEREric Anholt2017-10-107-20/+71
* gallium: Create a new PIPE_CAP_TILE_RASTER_ORDER for vc4.Eric Anholt2017-10-1018-0/+29
* broadcom/vc4: Implement GL_ARB_texture_barrier.Eric Anholt2017-10-102-1/+12
* mesa: move _mesa_half_is_negative() to half_float.hBrian Paul2017-10-102-6/+8
* mesa: move _mesa_exec_malloc/free() prototypes to their own headerBrian Paul2017-10-106-7/+41
* i965: minor whitespace fixKenneth Graunke2017-10-101-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 19:59:38 +0000