summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* winsys/amdgpu: implement sync_file import/exportMarek Olšák2017-10-123-7/+138
* ac: add radeon_info::has_sync_filecros-mesa-17.2.3-vanillachadv/cros-mesa-17.2.3-vanillaMarek Olšák2017-10-123-0/+3
* broadcom/vc5: Don't pair VPMSETUP with other peripheral access.Eric Anholt2017-10-121-0/+3
* broadcom/vc5: Fix inclusion of FS flag bits in dumping the FS address.Eric Anholt2017-10-121-1/+1
* st/dri: implement __DRIimageExtension::validateUsage properlyMarek Olšák2017-10-121-8/+22
* gallium: add pipe_screen::check_resource_capabilityMarek Olšák2017-10-125-0/+74
* ac/surface: add ac_surface::is_displayableMarek Olšák2017-10-122-0/+13
* amd/addrlib: add Addr2IsValidDisplaySwizzleModeMarek Olšák2017-10-124-2/+58
* meson: fix typo in isltournier.elie2017-10-121-1/+1
* etnaviv: Do GC3000 resolve-in-place when possibleWladimir J. van der Laan2017-10-124-4/+25
* egl_haiku: drop haiku_egl_driver structEric Engestrom2017-10-121-20/+14
* egl: remove left over _EGLMain_tEric Engestrom2017-10-121-3/+0
* egl: drop memset(0) of calloc'ed memoryEric Engestrom2017-10-121-2/+0
* egl: replace _egl_driver->Unload() callback with a simple free()Eric Engestrom2017-10-124-28/+1
* radv: don't crash if cache is disabled.Dave Airlie2017-10-121-5/+9
* radv: use CLEAR_STATE for initializing some registersSamuel Pitoiset2017-10-121-41/+58
* radv: add has_clear_state and enable it on CIK+ onlySamuel Pitoiset2017-10-122-1/+6
* radv: do not set registers for merged ES-GS on GFX9Samuel Pitoiset2017-10-121-2/+5
* radv: move the raster config emission in si_set_raster_config()Samuel Pitoiset2017-10-121-53/+60
* radeonsi: add support for PIPE_FORMAT_{X1,A1}R5G5B5_UNORMNicolai Hähnle2017-10-121-0/+8
* gallium: add tests for PIPE_FORMAT_{X1,A1}B5G5R5_UNORM formatsNicolai Hähnle2017-10-121-0/+13
* radv: remove duplicate line of codeTimothy Arceri2017-10-121-1/+0
* radv: make use of on-disk cacheTimothy Arceri2017-10-121-2/+25
* radv: create on-disk shader cacheTimothy Arceri2017-10-123-0/+34
* radv: remove duplicate debug_flags fieldTimothy Arceri2017-10-129-17/+14
* anv: intel: use anv_image's computed size for importing a BOLionel Landwerlin2017-10-111-11/+15
* anv: bo_cache: allow importing a BO larger than neededLionel Landwerlin2017-10-111-1/+1
* st/glsl_to_tgsi: the second destination doesn't support relative addressingNicolai Hähnle2017-10-111-5/+2
* st/glsl_to_tgsi: fix DFRACEXP with only one destinationNicolai Hähnle2017-10-111-15/+23
* st/glsl_to_tgsi: fix indirect access to 64-bit integerNicolai Hähnle2017-10-111-1/+1
* st/mesa: don't assign prog->ShadowSamplersNicolai Hähnle2017-10-112-5/+0
* st/glsl_to_tgsi: ignore GL_TEXTURE_SRGB_DECODE_EXT for samplers used with tex...Nicolai Hähnle2017-10-118-17/+63
* st/mesa: store state that affects sampler views per contextNicolai Hähnle2017-10-114-41/+44
* swr: simd16 shaders work in progressTim Rowley2017-10-113-2/+21
* gallium: allow 512-bit vectorsTim Rowley2017-10-112-9/+9
* i965: Drop brw_bo_alloc in ARB_indirect_parameters implementation.Kenneth Graunke2017-10-111-1/+1
* i965: Allow mapped VBOs during drawing in non-debug contexts.Kenneth Graunke2017-10-111-0/+3
* meson: fix glx testDylan Baker2017-10-111-0/+1
* nv50,nvc0: fix push hint logic in presence of a start offsetIlia Mirkin2017-10-112-7/+5
* i965: Make brw_update_texture_surface static.Kenneth Graunke2017-10-112-5/+1
* Android: fix build break from r600/radeon splitRob Herring2017-10-103-2/+6
* i965: Fix output register sizes when multiple variables share a slot.Kenneth Graunke2017-10-101-5/+18
* nir: bump loop unroll limit to 96.Dave Airlie2017-10-111-1/+3
* anv: fix assert in wsi image code.Dave Airlie2017-10-111-1/+1
* mesa/st: fix atomic buffer sizing to align with ssbo.Dave Airlie2017-10-111-0/+6
* mesa/bufferobj: consolidate some buffer binding code.Dave Airlie2017-10-111-42/+35
* mesa/bufferobj: consolidate some codepaths between ubo/ssbo/atomics.Dave Airlie2017-10-111-102/+47
* mesa: rename various buffer bindings to one struct.Dave Airlie2017-10-117-45/+20
* mesa: align atomic buffer handling code with ubo/ssbo (v1.1)Dave Airlie2017-10-112-44/+92
* i965: Don't try to decode types for non-existent src1.Kenneth Graunke2017-10-101-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 06:33:15 +0000