aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* nir/lower_vec_to_movs: Pass the shader around directlyJason Ekstrand2015-09-151-6/+8
* i965/fs: Add a very basic validation passJason Ekstrand2015-09-154-0/+69
* i965/fs_surface_builder: Only apply predicate to components that existJason Ekstrand2015-09-151-1/+1
* i965/fs: Only read output_components many components when writing an outputJason Ekstrand2015-09-151-1/+3
* i965/fs: Set output_components for lowered clip distance outputsJason Ekstrand2015-09-151-0/+2
* mesa/teximage: restrict GL_ETC1_RGB8_OES support to GLESNanley Chery2015-09-151-1/+2
* mesa/extensions: restrict GL_OES_EGL_image to GLESNanley Chery2015-09-151-2/+1
* mesa/extensions: restrict luminance alpha formats to API_OPENGL_COMPATNanley Chery2015-09-152-4/+6
* gallium/svga: Enable PIPE_FORMAT_L8_UNORM for vgpu10Thomas Hellstrom2015-09-151-1/+1
* egl/dri2: don't leak the fd on dri2_terminateEmil Velikov2015-09-153-1/+3
* egl/dri2/drm: compact existing device mgmtEmil Velikov2015-09-151-6/+4
* egl/dri2: Close file descriptor on error.Matt Turner2015-09-151-13/+14
* gbm: convert gbm bo format to fourcc format on dma-buf importRay Strode2015-09-151-1/+17
* i965: Move perf_debug code to brw_codegen_*_prog()Kristian Høgsberg Kristensen2015-09-145-76/+75
* i965: Move brw_fs_precompile() to brw_wm.cKristian Høgsberg Kristensen2015-09-142-58/+59
* i965: Move compute shader code aroundKristian Høgsberg Kristensen2015-09-145-333/+362
* meta: Abort meta pbo path if TexSubImage need signed unsigned conversionAnuj Phogat2015-09-141-18/+25
* nvc0/ir: start offset at texBindBase for txq, like regular texturingIlia Mirkin2015-09-141-1/+4
* vc4: Fix build from recent NIR cleanups.Eric Anholt2015-09-141-2/+1
* i965/vec4_nir: Load constants as integersAntia Puentes2015-09-141-2/+2
* i965/vec4: Fix saturation errors when coalescing registersAntia Puentes2015-09-141-0/+21
* st/mesa: emit TXQS, support ARB_shader_texture_image_samplesIlia Mirkin2015-09-132-1/+6
* r600g: add support for TXQS tgsi opcodeIlia Mirkin2015-09-132-5/+13
* nv50/ir: add support for TXQS tgsi opcodeIlia Mirkin2015-09-135-9/+41
* gallium: add PIPE_CAP_TGSI_TXQS to let st know if TXQS is supportedIlia Mirkin2015-09-1315-0/+15
* tgsi: add a TXQS opcode to retrieve the number of texture samplesIlia Mirkin2015-09-133-2/+14
* glsl/cs: Initialize gl_LocalInvocationIndex in main()Jordan Justen2015-09-131-0/+22
* glsl/cs: Exclude gl_LocalInvocationIndex from builtin variable strippingJordan Justen2015-09-131-0/+8
* glsl/cs: Initialize gl_GlobalInvocationID in main()Jordan Justen2015-09-133-0/+72
* glsl: Move link_get_main_function_signature to a common locationJordan Justen2015-09-135-33/+34
* glsl/cs: Don't strip gl_GlobalInvocationID and dependenciesJordan Justen2015-09-131-0/+14
* i965/nir: Support gl_WorkGroupID variableJordan Justen2015-09-131-1/+9
* i965/cs: Initialize gl_WorkGroupID variable from payloadJordan Justen2015-09-132-0/+20
* nir: Add gl_WorkGroupID system variableJordan Justen2015-09-133-0/+6
* glsl/cs: Add gl_WorkGroupID variableJordan Justen2015-09-132-0/+2
* i965/nir: Support gl_LocalInvocationID variableJordan Justen2015-09-131-0/+17
* i965/cs: Initialize gl_LocalInvocationID from payloadJordan Justen2015-09-132-2/+24
* i965/cs: Initialize gl_LocalInvocationID in push constant dataJordan Justen2015-09-131-4/+52
* i965/cs: Reserve local invocation id in payload regsJordan Justen2015-09-134-0/+45
* nir: Add gl_LocalInvocationID variableJordan Justen2015-09-133-0/+6
* glsl/cs: Add gl_LocalInvocationID variableJordan Justen2015-09-132-0/+13
* softpipe: Change faces type to uintKrzesimir Nowak2015-09-132-6/+6
* freedreno/ir3: fix compile warn after 1807a08eRob Clark2015-09-131-0/+1
* freedreno/ir3: fix compile break after a4aa25beRob Clark2015-09-131-2/+1
* nir: add nir_channel() to get at single components of vec'sRob Clark2015-09-133-28/+22
* tgsi/scan: add support to figure out max nesting depthRob Clark2015-09-132-0/+21
* r600: Fix llvm build since const buffer changesKai Wasserbäch2015-09-131-1/+1
* i965/vec4: Don't reswizzle hardware registersJason Ekstrand2015-09-121-0/+8
* i965/emit: Add assertions for accumulator restrictionsJason Ekstrand2015-09-121-0/+17
* r600: Enable fp64 on chips with native supportGlenn Kennard2015-09-121-0/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 10:13:29 +0000