aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* aco: implement radv_enable_mrt_output_nan_fixup workaroundSamuel Pitoiset2020-06-121-0/+20
* radv: add new drirc option radv_enable_mrt_output_nan_fixupSamuel Pitoiset2020-06-125-0/+17
* glsl: fix incorrect optimisation in opt_constant_variable()Timothy Arceri2020-06-121-0/+9
* radv: set DB_SHADER_CONTROL.CONSERVATIVE_Z_EXPORT correctlySamuel Pitoiset2020-06-123-0/+9
* android: nvir/gv100: update sources in Makefile.sourcesMauro Rossi2020-06-121-0/+6
* freedreno/ir3: limit pre-fetched tex destRob Clark2020-06-113-4/+60
* freedreno/ir3: remove RA "q-values" optimizationRob Clark2020-06-111-54/+3
* freedreno/ir3: respect tex prefetch limitsRob Clark2020-06-112-21/+51
* freedreno/ir3: add debug code to print conflicting half-regsRob Clark2020-06-111-0/+7
* nir/print: print tex dest typeRob Clark2020-06-111-15/+25
* iris/icl+: Report same caching domain as main surface for clear color BO.Francisco Jerez2020-06-111-2/+1
* android: aco: add aco_ir.cpp to Makefile.sourcesMauro Rossi2020-06-111-0/+1
* ac/surface: don't free dcc_retile_map on failureMarek Olšák2020-06-111-9/+4
* ac/surface: enable DCC for the first level in the mip tail on gfx10Marek Olšák2020-06-111-1/+10
* ac/surface: require that gfx8 doesn't have DCC in order to be displayableMarek Olšák2020-06-111-3/+4
* ac/surface: don't set is_displayable if displayable DCC is missingMarek Olšák2020-06-111-3/+6
* amd/addrlib: fix the C++ one definition rule violationMarek Olšák2020-06-112-2/+2
* iris: Better handle metadata in NIR passesJason Ekstrand2020-06-111-2/+8
* intel/nir: Call nir_metadata_preserve on !progressJason Ekstrand2020-06-115-6/+20
* nir: Properly preserve metadata in more casesJason Ekstrand2020-06-1111-22/+78
* nir: Call nir_metadata_preserve on !progressJason Ekstrand2020-06-1142-84/+87
* nir: Add a nir_shader_preserve_all_metadata helperJason Ekstrand2020-06-112-0/+11
* nir: Add a nir_metadata_all enum valueJason Ekstrand2020-06-111-0/+9
* gallivm/sample: fix texel type for stencil 8-bitDave Airlie2020-06-111-1/+1
* gallivm/conv: enable conversion min code. (v2)Dave Airlie2020-06-111-2/+4
* gallivm/format: convert unsigned values to float properly.Dave Airlie2020-06-111-1/+1
* llvmpipe: fix subpixel bits reporting.Dave Airlie2020-06-111-0/+2
* gallivm/nir: add group barrier supportDave Airlie2020-06-111-0/+1
* draw/gs: add more info to debugging.Dave Airlie2020-06-111-3/+4
* draw/gs: fix emitting inactive primitives crashDave Airlie2020-06-112-1/+6
* freedreno/a6xx: Fix clip_halfz support.Eric Anholt2020-06-101-1/+4
* nvc0: initial support for tu1xxBen Skeggs2020-06-1013-41/+1126
* nvc0: initial support for gv100Ben Skeggs2020-06-1013-35/+578
* nvc0: remove hardcoded blitter vertprogBen Skeggs2020-06-101-73/+39
* nvc0: move setting of entrypoint for a shader stage to a functionBen Skeggs2020-06-103-14/+23
* nvc0: use NVIDIA headers for GP100- compute QMDBen Skeggs2020-06-107-141/+880
* nvc0: use NVIDIA headers for GK104->GM2xx compute QMDBen Skeggs2020-06-108-160/+1085
* nvir/gv100: enable support for tu1xxBen Skeggs2020-06-102-0/+3
* nvir/gv100: initial supportBen Skeggs2020-06-1014-19/+3683
* nvir/nir/gm107: switch off lower_extract_wordBen Skeggs2020-06-101-1/+1
* nvir/nir/gm107: switch off lower_extract_byteBen Skeggs2020-06-101-1/+1
* nvir/nir/gm107: turn on nir_lower_extract64Ben Skeggs2020-06-101-0/+1
* nvir/nir/gm107: split nir shader compiler options from gf100Ben Skeggs2020-06-101-0/+4
* nvir/gm107: separate out header for sched data calculatorBen Skeggs2020-06-102-150/+157
* nvir/gm107: replace SHR+AND+AND with PRMT+PRMT in PFETCH loweringBen Skeggs2020-06-101-3/+2
* nvir/gm107: implement OP_PERMTBen Skeggs2020-06-101-0/+31
* nvir/nir: use nir_lower_idivBen Skeggs2020-06-101-0/+5
* nvir/nir: nir expects the shift amount to wrap, rather than clampBen Skeggs2020-06-101-0/+4
* nvir/nir: implement nir_op_urorBen Skeggs2020-06-101-0/+10
* nvir/nir: implement nir_op_urolBen Skeggs2020-06-101-0/+10
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 12:32:21 +0000