aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* pan/bi: Add CSEL.8 opcodeAlyssa Rosenzweig2020-04-281-0/+1
* pan/bi: Add FCMP.GL.v2f16 on ADD opcodeAlyssa Rosenzweig2020-04-281-0/+1
* pan/bi: Add 64-bit int comparesAlyssa Rosenzweig2020-04-281-0/+7
* pan/bi: Add some 8-bit comparesAlyssa Rosenzweig2020-04-281-0/+3
* pan/bi: Add CSEL.64 opcodeAlyssa Rosenzweig2020-04-281-0/+1
* pan/bi: Add bool->float opcodesAlyssa Rosenzweig2020-04-281-0/+2
* radv: enable FMASK for color attachments onlySamuel Pitoiset2020-04-281-1/+2
* anv: Expose CS workgroup sizes based on a maximum of 64 threadsJason Ekstrand2020-04-281-1/+2
* intel/devinfo: Compute the correct L3$ size for Gen12Jason Ekstrand2020-04-281-0/+11
* radv: Determine memory type for import based on fd.Bas Nieuwenhuizen2020-04-281-17/+63
* radv/winsys: Add function to get domains/flags from fd.Bas Nieuwenhuizen2020-04-282-0/+51
* radv: Stop using memory type indices.Bas Nieuwenhuizen2020-04-282-108/+23
* radv: Use actual memory type count for setting app-visible bitset.Bas Nieuwenhuizen2020-04-281-1/+1
* radeonsi: Count planes for imported textures.Bas Nieuwenhuizen2020-04-281-0/+9
* r600: Enable tesselation for NIRGert Wollny2020-04-281-3/+2
* r600/sfn: Add tesselation shadersGert Wollny2020-04-288-4/+419
* r600/sfn: Add lowering passes for Tesselation IOGert Wollny2020-04-285-0/+487
* r600/sfn: Move removing of unused variablesGert Wollny2020-04-281-3/+4
* r600/sfn: Handle LDS output in VSGert Wollny2020-04-282-1/+17
* r600/sfn: derive the GS from the vertex stage for a common interfaceGert Wollny2020-04-282-4/+5
* r600/sfn: extract class to handle the VS export to different stagesGert Wollny2020-04-288-467/+617
* r600/sfn: Move some shader base methods to the public interfaceGert Wollny2020-04-281-5/+7
* r600/sfn: Add methods to valuepool to get a vector of valuesGert Wollny2020-04-282-0/+22
* r600/sfn: Move emission of barrier from compute shader to shader baseGert Wollny2020-04-284-11/+14
* r600/sfn: Emit some LDS instructionsGert Wollny2020-04-282-0/+53
* r600/sfn: Handle umul24 and umad24Gert Wollny2020-04-282-1/+5
* r600/sfn: Add IR instruction to fetch the TESS parametersGert Wollny2020-04-282-0/+31
* r600/sfn: Add TF write instructionGert Wollny2020-04-284-0/+83
* r600/sfn: Add LDS instruction to assembly conversionGert Wollny2020-04-281-0/+78
* r600/sfn: Add LDS IO instructions to r600 IRGert Wollny2020-04-285-0/+166
* r600/sfn: Don't emit inline constants in the r600 IRGert Wollny2020-04-281-23/+2
* r600/sfn: simplify UBO lowering passGert Wollny2020-04-281-20/+15
* r600: Handle texcoord semantics in LDS index evaluationGert Wollny2020-04-283-10/+12
* panfrost: Fix GL_EXT_vertex_array_bgraIcecream952020-04-281-1/+1
* radv: do not expose GTT as device local memory mostly for APUsSamuel Pitoiset2020-04-271-29/+30
* gallium/swr: Fix LLVM 11 compilation issuesJan Zielinski2020-04-278-35/+156
* freedreno: Fix calculation of the const buffer cmdstream size.Eric Anholt2020-04-271-1/+1
* zink: explicitly unref old fb object when setting new oneMike Blumenkrantz2020-04-271-1/+5
* zink: remove framebuffer cacheMike Blumenkrantz2020-04-272-33/+4
* st/dri: Set next in template instead of after creation. (v2)Bas Nieuwenhuizen2020-04-274-3/+5
* mesa/st: call _mesa_initialize() earlyErik Faye-Lund2020-04-271-0/+2
* mesa/main: one_time_init() -> _mesa_initialize()Erik Faye-Lund2020-04-272-3/+6
* mesa/main: Do not pass context to one_time_initErik Faye-Lund2020-04-271-6/+6
* mesa/main: do not init remap-table per apiErik Faye-Lund2020-04-271-3/+0
* mesa/main: do not pass context to one-time extension initErik Faye-Lund2020-04-273-7/+7
* mesa/main: do not store unrecognized extensions in contextErik Faye-Lund2020-04-272-19/+18
* vulkan: add initial device selection layer. (v6.1)Dave Airlie2020-04-277-0/+869
* freedreno/ir3: Add support for disasm of cat2 float32 immediates.Eric Anholt2020-04-275-47/+86
* freedreno/ir3: Refactor out print_reg_src().Eric Anholt2020-04-271-10/+6
* freedreno/ir3: Convert remaining disasm src prints to reginfo.Eric Anholt2020-04-271-60/+92