aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* pan/midgard: Allow scheduling conditions with constantsAlyssa Rosenzweig2019-09-301-4/+10
* pan/midgard: Add csel invert optimizationAlyssa Rosenzweig2019-09-303-0/+27
* pan/midgard: Add mir_flip helperAlyssa Rosenzweig2019-09-303-10/+21
* pan/midgard: Tightly pack 32-bit constantsAlyssa Rosenzweig2019-09-301-16/+113
* pan/midgard: Allow writeout to see into the futureAlyssa Rosenzweig2019-09-301-1/+40
* pan/midgard: Allow 6 instructions per bundleAlyssa Rosenzweig2019-09-301-2/+3
* pan/midgard: Only one conditional per bundle allowedAlyssa Rosenzweig2019-09-301-0/+16
* pan/midgard: Schedule to smul/saddAlyssa Rosenzweig2019-09-301-0/+5
* pan/midgard: Extend choose_instruction for scalar unitsAlyssa Rosenzweig2019-09-301-0/+4
* pan/midgard: Don't double check SCALAR unitsAlyssa Rosenzweig2019-09-301-4/+0
* pan/midgard: Use new schedulerAlyssa Rosenzweig2019-09-303-678/+130
* pan/midgard: Add distance metric to choose_instructionAlyssa Rosenzweig2019-09-301-0/+14
* pan/midgard: Add mir_choose_alu helperAlyssa Rosenzweig2019-09-301-0/+24
* pan/midgard: Implement load/store pairingAlyssa Rosenzweig2019-09-301-55/+12
* pan/midgard: Extend csel_swizzle to branchesAlyssa Rosenzweig2019-09-303-5/+10
* pan/midgard: Add helpers for scheduling conditionalsAlyssa Rosenzweig2019-09-301-0/+146
* pan/midgard: Implement predicate->unitAlyssa Rosenzweig2019-09-301-0/+9
* pan/midgard: Add predicate->excludeAlyssa Rosenzweig2019-09-301-4/+14
* pan/midgard: Add constant intersection filtersAlyssa Rosenzweig2019-09-301-0/+55
* pan/midgard: Remove csel constant unit forceAlyssa Rosenzweig2019-09-301-3/+0
* pan/midgard: Add mir_schedule_texture/ldst/alu helpersAlyssa Rosenzweig2019-09-301-0/+190
* pan/midgard: Add mir_choose_bundle helperAlyssa Rosenzweig2019-09-301-0/+25
* pan/midgard: Add mir_update_worklist helperAlyssa Rosenzweig2019-09-301-0/+39
* pan/midgard: Add mir_choose_instruction stubAlyssa Rosenzweig2019-09-301-0/+55
* pan/midgard: Initialize worklistAlyssa Rosenzweig2019-09-301-0/+17
* pan/midgard: Calculate dependency graphAlyssa Rosenzweig2019-09-302-0/+131
* pan/midgard: Add flatten_mir helperAlyssa Rosenzweig2019-09-301-0/+22
* pan/midgard: Squeeze indices before schedulingAlyssa Rosenzweig2019-09-301-0/+1
* pan/midgard: Fix component count handling for ldstAlyssa Rosenzweig2019-09-302-37/+37
* pan/midgard: Add missing parans in SWIZZLE definitionAlyssa Rosenzweig2019-09-301-1/+1
* nouveau: set lower_sub = trueDaniel Schürmann2019-09-303-6/+2
* v3d: Enable the late algebraic optimizations to get real subs.Eric Anholt2019-09-301-0/+16
* aco: call nir_opt_algebraic_late() exhaustivelyDaniel Schürmann2019-09-301-4/+15
* radv/aco: Don't lower subtractionsDaniel Schürmann2019-09-301-1/+0
* nir: Remove unnecessary subtraction optimizationsDaniel Schürmann2019-09-301-10/+0
* nir: recombine nir_op_*sub when lower_sub = falseDaniel Schürmann2019-09-301-8/+13
* freedreno: Enable the nir_opt_algebraic_late() pass.Daniel Schürmann2019-09-301-0/+14
* vc4: Enable the nir_opt_algebraic_late() pass.Eric Anholt2019-09-301-0/+15
* scons: Fix MSYS2 Mingw-w64 build.pal10002019-09-291-2/+2
* lima: set uniforms_address lower bits properlyVasily Khoruzhick2019-09-281-0/+8
* android: aco: add support for libmesa_acoMauro Rossi2019-09-284-1/+129
* android: compiler/nir: build nir_divergence_analysis.cMauro Rossi2019-09-281-0/+1
* android: aco: fix undefined template 'std::__1::array' build errorsMauro Rossi2019-09-285-1/+5
* etnaviv: nir: fix gl_FragDepthJonathan Marek2019-09-281-3/+17
* etnaviv: disable earlyZ when shader writes fragment depthJonathan Marek2019-09-283-3/+8
* etnaviv: nir: make lower_alu easier to followJonathan Marek2019-09-281-32/+36
* etnaviv: remove extra allocation for shader codeJonathan Marek2019-09-281-1/+1
* etnaviv: nir: remove "options" structJonathan Marek2019-09-282-41/+24
* etnaviv: nir: use store_deref instead of store_outputJonathan Marek2019-09-282-70/+59
* etnaviv: nir: add native integers (HALTI2+)Jonathan Marek2019-09-285-34/+170