aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* glx: implement GLX part of interop interface (v2)Marek Olšák2016-04-208-6/+192
* egl: implement EGL part of interop interface (v2)Marek Olšák2016-04-204-0/+114
* st/dri: Fix RGB565 EGLImage creationNicolas Dufresne2016-04-201-20/+24
* st/dri: Factor out DRI2 to PIPE_FORMAT conversionNicolas Dufresne2016-04-201-34/+27
* freedreno/a4xx: lower srgb in shader for astc texturesRob Clark2016-04-197-6/+62
* nir/lower-tex: add srgb->linear loweringRob Clark2016-04-192-0/+53
* nir/builder: const'ify swiz paramRob Clark2016-04-191-1/+1
* nir/lower-tex: make options a local varRob Clark2016-04-191-8/+8
* freedreno: cleanup fd_set_sampler_viewsRob Clark2016-04-191-37/+24
* tgsi/lowering: improved lowering for LRPRussell King2016-04-191-35/+20
* tgsi/lowering: improved lowering for XPDRussell King2016-04-191-22/+13
* tgsi/lowering: add support for lowering TRUNCRussell King2016-04-192-0/+85
* tgsi/lowering: add support for lowering FLR and CEILRussell King2016-04-192-20/+149
* radeonsi: enable TGSI support cap for compute shadersBas Nieuwenhuizen2016-04-192-7/+30
* radeonsi: Consider input SGPR count for compute shader SGPR count.Bas Nieuwenhuizen2016-04-192-6/+13
* radeonsi: Add CE synchronization for compute dispatches.Bas Nieuwenhuizen2016-04-193-2/+8
* mesa/st: enable compute shaders if images are also supportedBas Nieuwenhuizen2016-04-191-3/+4
* radeonsi: clean up compute flushBas Nieuwenhuizen2016-04-192-18/+8
* radeonsi: do not do two full flushes on every compute dispatchBas Nieuwenhuizen2016-04-195-22/+17
* radeonsi: split setting graphics and compute descriptorsBas Nieuwenhuizen2016-04-194-14/+59
* radeonsi: split texture decompression for compute shadersBas Nieuwenhuizen2016-04-194-4/+16
* radeonsi: update predicate condition for compute dispatchesBas Nieuwenhuizen2016-04-192-0/+15
* radeonsi: implement TGSI compute dispatchBas Nieuwenhuizen2016-04-191-27/+77
* radeonsi: only emit compute shader state when switching shadersBas Nieuwenhuizen2016-04-192-59/+88
* radeonsi: rework compute scratch bufferBas Nieuwenhuizen2016-04-193-93/+47
* radeonsi: do per cs setup for compute shaders once per csBas Nieuwenhuizen2016-04-193-32/+48
* radeonsi: don't pass scratch buffer to user SGPRsBas Nieuwenhuizen2016-04-191-8/+0
* radeonsi: split input upload off from si_launch_gridBas Nieuwenhuizen2016-04-191-41/+52
* radeonsi: implement TGSI compute shader creationBas Nieuwenhuizen2016-04-191-18/+58
* radeonsi: update shader count for compute shadersBas Nieuwenhuizen2016-04-191-1/+2
* radeonsi: set maximum work group size based on block sizeBas Nieuwenhuizen2016-04-191-0/+12
* radeonsi: implement shared atomicsBas Nieuwenhuizen2016-04-191-1/+76
* radeonsi: implement shared memory load/storeBas Nieuwenhuizen2016-04-191-2/+82
* radeonsi: add shared memoryBas Nieuwenhuizen2016-04-194-0/+37
* radeonsi: lower compute shader argumentsBas Nieuwenhuizen2016-04-192-0/+50
* radeonsi: Use CE for all descriptors.Bas Nieuwenhuizen2016-04-191-10/+64
* gallium/util: Add u_bit_scan_consecutive_range64.Bas Nieuwenhuizen2016-04-191-0/+14
* radeonsi: Replace list_dirty with a mask.Bas Nieuwenhuizen2016-04-192-17/+29
* radeonsi: Add CE uploader.Bas Nieuwenhuizen2016-04-193-0/+37
* radeonsi: Allocate chunks of CE ram.Bas Nieuwenhuizen2016-04-192-9/+27
* radeonsi: Add CE synchronization.Bas Nieuwenhuizen2016-04-192-0/+27
* radeonsi: Add CE packet definitions.Bas Nieuwenhuizen2016-04-191-0/+6
* radeonsi: Create CE IB.Bas Nieuwenhuizen2016-04-195-1/+54
* winsys/amdgpu: Enlarge const IB size.Bas Nieuwenhuizen2016-04-191-8/+20
* winsys/amdgpu: Add support for const IB.Marek Olšák2016-04-193-5/+124
* winsys/amdgpu: split IB data into a new structure in preparation for CEMarek Olšák2016-04-194-47/+48
* gallium/radeon: move ring_type into winsysesMarek Olšák2016-04-195-10/+11
* llvmpipe: Call LLVMShutdown before exiting.Jose Fonseca2016-04-191-0/+2
* llvmpipe: Avoid LLVMGetGlobalContext in tests.Jose Fonseca2016-04-195-6/+24
* llvmpipe: Skip false exp2 failure in lp_test_arit due to buggy MSVCRT.Jose Fonseca2016-04-191-4/+34