aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965/vs: Fix regression on pre-gen6 with no VS uniforms in use.Eric Anholt2013-08-301-0/+1
* r600g: enable SB backend by defaultVadim Girlin2013-08-304-5/+6
* r600g: fix color exports when we have no CBsVadim Girlin2013-08-301-3/+4
* nvc0/ir: Initialize NVC0LegalizePostRA member variables.Vinson Lee2013-08-291-1/+3
* gallivm: support per-pixel min/mag filter in SoA pathRoland Scheidegger2013-08-301-43/+243
* gallivm: don't calculate square root of rho if we use accurate rho methodRoland Scheidegger2013-08-301-39/+74
* gallivm: refactor num_lods handlingRoland Scheidegger2013-08-304-131/+169
* radeonsi: Early return if no depth or stencil on release builds.Vinson Lee2013-08-291-0/+1
* freedreno: pipe loader for either kgsl or msmRob Clark2013-08-294-10/+39
* freedreno: updates for msm drm/kms driverRob Clark2013-08-298-30/+55
* freedreno/a3xx/compiler: handle sync flags betterRob Clark2013-08-291-16/+34
* freedreno/a3xx/compiler: better const handlingRob Clark2013-08-291-90/+121
* glsl: Allow precision qualifiers for sampler typesAnuj Phogat2013-08-291-8/+21
* glsl: Add heuristics to print floating-point numbers better.Matt Turner2013-08-2915-32/+42
* radeonsi: Make sure libdrm_radeon headers are picked up from the right placeJonathan Gray2013-08-292-2/+3
* draw: fix point/line/triangle determination in draw_need_pipeline()Brian Paul2013-08-291-25/+6
* radeon/uvd: fix MPEG2/4 ref frame index limitChristian König2013-08-291-2/+2
* nouveau: Copy m4x4 and m8x8 separately.Vinson Lee2013-08-281-1/+2
* i965: Allocate just enough space for user clip planes in uniform arrays.Kenneth Graunke2013-08-281-2/+4
* i965: Silence unused variable warning in release buildChad Versace2013-08-281-1/+1
* mesa/main: Check for 0 size draws after validation.Fabian Bieler2013-08-272-21/+42
* glsl: Add built-ins from ARB_shader_bit_encoding to ARB_gpu_shader5.Matt Turner2013-08-271-0/+20
* i965/vs: Add support for translating ir_triop_fma into MAD.Matt Turner2013-08-272-0/+12
* i965/fs: Add support for translating ir_triop_fma into MAD.Matt Turner2013-08-274-0/+10
* i965/fs: Assert that ir_expressions are usable by 3-src instructions.Matt Turner2013-08-271-0/+1
* glsl: Add support for new fma built-in in ARB_gpu_shader5.Matt Turner2013-08-276-0/+22
* glsl: Add new fma built-in IR and prototype from ARB_gpu_shader5.Matt Turner2013-08-272-0/+34
* r300g: enable MSAA on r300-r400, be careful about using color compressionMarek Olšák2013-08-274-5/+14
* draw: clean up setting stream out information a bitRoland Scheidegger2013-08-279-34/+39
* llvmpipe: support nested/overlapping queries for all query typesRoland Scheidegger2013-08-273-18/+20
* softpipe: support nested/overlapping queries for all query typesRoland Scheidegger2013-08-272-18/+17
* glsl: Disallow uniform block layout qualifiers on non-uniform block vars.Matt Turner2013-08-261-4/+13
* i915: Optimize SEQ and SNE when two operands are uniformsIan Romanick2013-08-261-12/+70
* clover: Don't use PIPE_TRANSFER_UNSYNCHRONIZED for blocking copiesTom Stellard2013-08-261-1/+1
* st/clover: Add event to deps even if it has been triggeredNiels Ole Salscheider2013-08-261-1/+1
* st/clover: Profiling supportNiels Ole Salscheider2013-08-263-18/+142
* tgsi_build: fix order of arguments for ind register buildDave Airlie2013-08-271-1/+1
* tgsi: finish declaration parsing for arrays.Dave Airlie2013-08-271-1/+31
* svga: replace 0 with PIPE_OK in a few placesBrian Paul2013-08-263-5/+5
* swrast: init i0, i1 values to silence warningsBrian Paul2013-08-261-0/+1
* mesa: init dst values in COPY_CLEAN_4V_TYPE_AS_FLOAT()Brian Paul2013-08-261-1/+2
* glsl: init limit=0 to silence uninitialized var warningBrian Paul2013-08-261-1/+1
* i965/vs: Allocate register set once at context creation.Kenneth Graunke2013-08-263-4/+6
* i965/vs: Move base_reg_count computation to brw_alloc_reg_set().Kenneth Graunke2013-08-261-3/+4
* i965/vs: Expose the payload registers to the register allocator.Kenneth Graunke2013-08-262-6/+36
* i965/vs: Use a fixed set of register classes.Kenneth Graunke2013-08-261-37/+13
* i965: Allow C++ type safety in the use of enum brw_urb_write_flags.Paul Berry2013-08-267-11/+30
* i965: Remove redundant (and uninitialized) field vec4_generator::ctx.Paul Berry2013-08-262-3/+2
* i965: Don't try to fall back when creating unrecognized program targets.Paul Berry2013-08-261-1/+2
* radeonsi: Also set the depth component mask bit for stencil-only exportsMichel Dänzer2013-08-261-1/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 04:24:42 +0000