summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: remove chip_class define from si_pm4.hSamuel Pitoiset2017-05-311-1/+0
* radeonsi: merge si_pm4_free_state_simple() into si_pm4_free_state()Samuel Pitoiset2017-05-312-8/+2
* mesa/util: fix arithmetic use of 'void *' in u_vector_foreachSamuel Pitoiset2017-05-311-1/+1
* mesa: remove _mesa from static function namesTimothy Arceri2017-05-311-4/+4
* mesa/st: indentation tidy-upTimothy Arceri2017-05-311-33/+32
* freedreno/a5xx: drop WFIs in emit_marker5()Rob Clark2017-05-301-5/+0
* freedreno/a5xx: timestamp / time-elapsed queriesRob Clark2017-05-302-1/+97
* freedreno/a5xx: rename query result structRob Clark2017-05-301-23/+22
* freedreno: update generated headersRob Clark2017-05-306-18/+624
* i965: Delete dead old-school packing structs.Kenneth Graunke2017-05-301-175/+0
* swr/rast: code cleanup (no functional change)Tim Rowley2017-05-301-2/+6
* swr/rast: whitespace changesTim Rowley2017-05-303-8/+3
* swr/rast: code cleanup (no functional change)Tim Rowley2017-05-301-3/+4
* swr/rast: allow early-z if shader uses depth valueTim Rowley2017-05-301-1/+1
* swr/rast: move wireframe/point triangle binning after cullingTim Rowley2017-05-301-80/+76
* swr/rast: remove unused functionsTim Rowley2017-05-301-28/+0
* swr/rast: code cleanup (no functional change)Tim Rowley2017-05-301-60/+64
* swr/rast: move binner utility functions to binner.hTim Rowley2017-05-303-193/+225
* swr/rast: SIMD16 FE - fix/use SIMD16 calcDeterminantIntVertical()Tim Rowley2017-05-303-43/+65
* swr/rast: add renderTargetArrayIndex to SWR_PS_CONTEXTTim Rowley2017-05-302-5/+6
* swr/rast: make simd16 logicops avx512f safeTim Rowley2017-05-301-4/+10
* swr/rast: SIMD16 FE - add SIMD16 types to jitterTim Rowley2017-05-303-10/+11
* swr/rast: SIMD16 FE - fix PA_STATE_OP::Reset()Tim Rowley2017-05-301-0/+3
* swr/rast: SIMD16 FE - simplify/refactor StreamOutTim Rowley2017-05-301-42/+0
* swr/rast: SIMD16 FE - fix conservative rasterizationTim Rowley2017-05-301-0/+32
* swr/rast: SIMD16 FE - interleaved simdvertex output in GSTim Rowley2017-05-302-20/+31
* swr/rast: fix _simd16_movemask_(ps,pd) native AVX512 intrinsicsTim Rowley2017-05-301-4/+4
* swr/rast: SIMD16 FE - primitive assembly simplificationTim Rowley2017-05-302-50/+32
* swr/rast: silence write of cfg graphTim Rowley2017-05-301-3/+3
* swr/rast: add CreateDirectoryPath to recursively create directoriesTim Rowley2017-05-303-8/+53
* swr/rast: add support for DX1_RGB{_SRGB} formatsTim Rowley2017-05-303-37/+93
* swr/rast: clean up whitespaceTim Rowley2017-05-301-1/+0
* swr/rast: adjust BinPostSetupPoints* function signatureTim Rowley2017-05-301-3/+3
* swr/rast: remove extra pixel center adjustment in BinPostSetupPointsTim Rowley2017-05-301-5/+0
* anv: Port over CACHE_MODE_1 optimization fix enables from brw.Kenneth Graunke2017-05-301-0/+13
* genxml: Add Gen9 CACHE_MODE_1 definitons.Kenneth Graunke2017-05-301-0/+30
* i965: Set the "Float Blend Optimization Enable" bit on Gen9+.Kenneth Graunke2017-05-302-1/+4
* i965: Fix type of brw_context::render_target_format[]Chad Versace2017-05-303-5/+5
* i965: Move func to right comment block in brw_context.hChad Versace2017-05-301-1/+1
* i965: Document type of GLuint __DRIimage::formatChad Versace2017-05-301-1/+1
* i965: Add whitespace in intel_update_image_buffers()Chad Versace2017-05-301-0/+1
* i965: Move an 'i' declaration into its 'for' loopChad Versace2017-05-301-2/+2
* i965: Fix type of intel_update_image_buffers::formatChad Versace2017-05-301-1/+1
* i965: Rename intel_create_renderbufferChad Versace2017-05-303-8/+9
* i965/dri: Combine declaration and assignment in intelCreateBufferChad Versace2017-05-301-2/+1
* i965/dri: Rewrite comment for intelCreateBufferChad Versace2017-05-301-1/+5
* mesa: Avoid leaking surface in st_renderbuffer_deleteBartosz Tomczyk2017-05-301-2/+8
* egl: advertise EGL_EXT_image_dma_buf_import_modifiersVarad Gautam2017-05-302-0/+7
* egl: implement eglQueryDmaBufModifiersEXTVarad Gautam2017-05-304-0/+59
* egl: implement eglQueryDmaBufFormatsEXTVarad Gautam2017-05-304-0/+45
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 08:52:55 +0000