summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* mesa: call FLUSH_CURRENT() for GL_CURRENT_TEXTURE_COORDS queryBrian Paul2009-08-182-1/+5
|
* radeon: balance dma buffer mappingPauli Nieminen2009-08-181-0/+4
| | | | | In radeonRefillCurrentDmaRegion() make sure we unmap the previous buffer.
* egl: Create the front texture the properlyJakob Bornecrantz2009-08-181-25/+9
|
* r300: Movde debug output from stdout to stderr in copiler.Pauli Nieminen2009-08-181-8/+8
| | | | Signed-off-by: Pauli Nieminen <[email protected]>
* r200: make use of DMA buffers for Elts a lot better.Dave Airlie2009-08-183-11/+18
| | | | | | | This allows us to return the unused portion of the dma buffer to the allocator instead of wasting nearly 16k a pop. Cherry picked and ported to new code by Pauli.
* r200: Fix missing offset from elt buffer pointer.Pauli Nieminen2009-08-181-1/+1
| | | | Signed-off-by: Pauli Nieminen <[email protected]>
* radeon: Optimize memory handling for dma operations.Pauli Nieminen2009-08-1816-93/+163
| | | | | | | | | | We keep dma buffer objects in list untill they have been unused for many draw operations. Current limit of having 100 flushes is just guess for good performance/memory trade off. Moving WARN_ONCE macro to common context because it is used in multiple drivers. Signed-off-by: Pauli Nieminen <[email protected]>
* r300: fix the build on big endianAlex Deucher2009-08-181-1/+1
|
* gallium: improved comments, minor whitespace changesBrian Paul2009-08-181-7/+10
|
* egl: Remove eglhash.c and eglhash.h.Chia-I Wu2009-08-186-391/+0
| | | | Signed-off-by: Chia-I Wu <[email protected]>
* egl: Add back handle checking.Chia-I Wu2009-08-182-2/+116
| | | | | | | Handle checking was done using hash tables. Now that they are gone, we have to loop over the lists. Signed-off-by: Chia-I Wu <[email protected]>
* egl: Make lookup functions static inline.Chia-I Wu2009-08-182-100/+78
| | | | | | progs/egl/demo3.c is also changed since it uses an internal function. Signed-off-by: Chia-I Wu <[email protected]>
* egl: Remove hash table for displays.Chia-I Wu2009-08-184-78/+64
| | | | | | | The hash table was used to map a display to a handle. It is simpler to cast directly. Signed-off-by: Chia-I Wu <[email protected]>
* egl: Remove hash table for surfaces.Chia-I Wu2009-08-183-33/+6
| | | | | | | The hash table was used to map a surface to a handle. It is simpler to cast directly. Signed-off-by: Chia-I Wu <[email protected]>
* egl: _eglCloseDriver should be no-op.Chia-I Wu2009-08-183-8/+7
| | | | | | | Move drv->API.Terminate call to eglTerminate. Remove _eglReleaseDisplayResource as drivers are doing it. Signed-off-by: Chia-I Wu <[email protected]>
* egl: Some per-driver data should be per-display.Chia-I Wu2009-08-1813-95/+138
| | | | | | | Move some fields of _EGLDriver to _EGLDisplay. It also becomes unnecessary to pass _EGLDisplay to drivers when _eglMain is called. Signed-off-by: Chia-I Wu <[email protected]>
* egl: Change the way drivers are loaded.Chia-I Wu2009-08-186-103/+199
| | | | | | | | | Driver is chosen and preloaded when eglGetDisplay is called. Later when eglInitialize is called, the same driver is matched to initialize the display. Also, add new, but unused, hooks to EGLDriver to allow a driver to probe a display or unload itself. Signed-off-by: Chia-I Wu <[email protected]>
* egl: Overhaul driver API.Chia-I Wu2009-08-1825-884/+898
| | | | | | | | | | | | The motivation is so that drivers do not need to look up and check for bad display, context, and etc. It also becomes unnecessary for drivers to call the link functions. This commit makes eglapi.[ch] do the lookup and check. As a result, the driver API is overhauled, and almost all sources and drivers need update. The updates are mainly find and replace with human brains. Signed-off-by: Chia-I Wu <[email protected]>
* r600: fix buildDave Airlie2009-08-183-1/+4
|
* r300: remove warning introduced with OQDave Airlie2009-08-181-1/+0
|
* radeon/r200: fix build after OQ commitsDave Airlie2009-08-185-3/+7
|
* r300: OQ reworkDave Airlie2009-08-1816-299/+381
| | | | | | | | | | | | Move to common code base so radeon/r200 can add support for this. Make OQ start a state emitted like all normal state, and make no-tcl flushing work in proper places. Really need a generic post emit space reservation mechanism like max_state so we can reserve some space for the emit this code passes demos/arbocclude, piglit occlusion query and glean occlusion query with TCL and NO-TCL on my rv530.
* r300: fix missing BEGIN/END batchesDave Airlie2009-08-181-0/+2
|
* r300: fix big endian buildDave Airlie2009-08-181-0/+1
|
* gallium: memset() tgsi_exec_machine to all zeros in tgsi_exec_machine_create()Brian Paul2009-08-171-8/+2
| | | | This fixes invalid values for CondStackTop, LoopStackTop, etc.
* r600: fix counting error after the last commitAlex Deucher2009-08-171-1/+1
|
* r600: make sure the number of indices is validAlex Deucher2009-08-171-1/+54
| | | | | | make sure the number of indices is valid for the requested prim type. glxgears sends invalid quad strips with only 2 indices for example.
* radeon: remove RADEON_DEBUG_BO stuffAlex Deucher2009-08-1710-237/+16
| | | | | This stuff was a vestige of the r600 bring up and now mostly serves to periodically break the build.
* nv50: remove a few cases of directly casting struct pipe_contextMaarten Maathuis2009-08-172-3/+3
|
* nv50: borrow some flushing code from the ddxMaarten Maathuis2009-08-171-3/+11
| | | | | - This fixes neverball corruption. - I'm unsure about what we're actually flushing here.
* gallium: Make PIPE_TRANSFER_{READ,WRITE,READ_WRITE} bitmask friendly.Maarten Maathuis2009-08-171-3/+3
|
* nv50: whitespace fixes and deobfuscationMaarten Maathuis2009-08-179-69/+85
|
* cell: fix incorrect pipe_transfer testsBrian Paul2009-08-171-2/+4
| | | | The value is an enum, not a bitmask.
* r300: split vbo rendering with big drawarray caseJerome Glisse2009-08-171-4/+15
| | | | | Split vbo rendering when the number of elements requested by drawarrays is bigger than 65536.
* nv50: fix stencil stateChristoph Bumiller2009-08-171-6/+6
| | | | | | | It's the front stencil methods that have contiguous offsets, not the back ones. Unfortunately the names in the header still have FRONT/BACK reversed, so I'm using hex values until it gets updated.
* radeon: turn off bo debuggingDave Airlie2009-08-171-1/+1
|
* r300: disable ZTOP only when occlusion queries are usedMaciej Cencora2009-08-161-1/+3
|
* Merge branch 'oq'Maciej Cencora2009-08-1614-11/+361
|\
| * r300: enable ARB_occlusion_queryMaciej Cencora2009-08-151-0/+8
| | | | | | | | | | Supported only on HW with TCL block and with proper radeon drm. Required minimum radeon drm version is 1.30 or KMS.
| * radeon: add flag for drm OQ supportMaciej Cencora2009-08-152-5/+8
| |
| * r300: temporary occlusion query hackMaciej Cencora2009-08-151-1/+1
| |
| * r300: clear not_flushed OQ list after flushMaciej Cencora2009-08-153-4/+15
| |
| * r300/oq: add some debugging infoMaciej Cencora2009-08-151-0/+21
| |
| * r300: add occlusion queries supportMaciej Cencora2009-08-158-1/+308
| | | | | | | | | | | | | | TODO: - use proper interface for checking if bo is idle when it's available - disable ZTOP only when needed - make it work under KMS
* | nv50: avoid a NULL-ptr dereference when the pipe context changesMaarten Maathuis2009-08-151-1/+26
| | | | | | | | - We cannot assume all state objects are present when the pipe context changes.
* | nv50: align registers used with TEX to 4Christoph Bumiller2009-08-151-1/+2
|/ | | | | | | | The TEX instruction is passed the first index of a contiguous range of 4 TEMP registers that contain coordinates / LOD and, after execution, the texel values. It seems the first index is required to be a multiple of 4 on some (older ?) cards.
* radeon space: realign with drm space check codeDave Airlie2009-08-151-1/+1
|
* r300: fixup space checks since VBO codeDave Airlie2009-08-151-16/+9
| | | | Hopefully this gets the ordering correct so the space checks don't fail.
* r300: add just in case warn I don't think this can actually happenDave Airlie2009-08-151-0/+5
|
* radeon: enable vertex splitting for IBsDave Airlie2009-08-152-13/+47
| | | | | | Based on Maciej's code, just fixed up the alignments for INDX_BUFFER ut2004 runs AS-Convoy
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-19 17:32:27 +0000