summaryrefslogtreecommitdiffstats
path: root/src/util
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: add a drirc workaround for HTILE corruption in ARK: Survival EvolvedMarek Olšák2017-10-062-0/+10
* util: include string.h in u_string.hBrian Paul2017-10-031-0/+1
* meson: convert gtest to an internal dependencyDylan Baker2017-10-031-2/+2
* util: include stdlib.h in u_string.h to silence MinGW warningBrian Paul2017-10-031-0/+1
* mesa: Remove force_s3tc_enable driconf variableMatt Turner2017-10-021-5/+0
* drirc: whitelist glthread for OutlastKamil Páral2017-09-291-0/+3
* util/queue: fix a race condition in the fence codeNicolai Hähnle2017-09-291-0/+13
* util: fix in-class initialization of static memberThomas Helland2017-09-281-3/+6
* util: add util_vasprintf() for Windows (v2)Brian Paul2017-09-281-0/+22
* meson: Add build Intel "anv" vulkan driverDylan Baker2017-09-273-0/+198
* util/ralloc: Don't define assert with magic member without DEBUGDylan Baker2017-09-271-0/+8
* util: Add tests for the string bufferThomas Helland2017-09-263-1/+163
* util: Add a string buffer implementationThomas Helland2017-09-263-0/+254
* util/u_atomic: remove unnecessaty __atomic functionsGrazvydas Ignotas2017-09-221-12/+0
* configure: check if -latomic is needed for __atomic_*Grazvydas Ignotas2017-09-221-1/+2
* radeonsi: allow out-of-order rasterization in commutative blending casesNicolai Hähnle2017-09-181-0/+5
* radeonsi: add drirc option "radeonsi_assume_no_z_fights"Nicolai Hähnle2017-09-181-0/+5
* util/u_atomic: Add implementation of __sync_val_compare_and_swap_8Matt Turner2017-09-151-0/+14
* util: Link libmesautil into u_atomic_testMatt Turner2017-09-151-0/+1
* drirc: enable glthread for more games (Civ5, CivBE, Dreamfall, Hitman, SR3)Christoph Berliner2017-09-141-0/+15
* util/build_id: Include <dlfcn.h>Chad Versace2017-09-131-0/+1
* util: Query build-id by symbol address, not library nameChad Versace2017-09-132-12/+15
* util/disk_cache: turn MESA_GLSL_CACHE_DISABLE into a booleanEric Engestrom2017-09-121-1/+2
* disk_cache: make the thread queue resizable and low priorityMarek Olšák2017-09-071-6/+8
* util: rename include guard to avoid clashEric Engestrom2017-09-071-3/+3
* util/ralloc: set prev-pointers correctly in ralloc_adoptNicolai Hähnle2017-09-061-1/+3
* util: improve compiler guardEric Engestrom2017-09-031-6/+6
* util: only use SCHED_IDLE in pthread_setschedparam() when it's definedRoland Scheidegger2017-09-011-1/+1
* util: move string_to_uint_map to glslEmil Velikov2017-08-293-221/+0
* disk_cache: assert if a cache entries keys don't match mesaTimothy Arceri2017-08-281-1/+3
* xmlconfig: use the portable __VA_ARGS__Emil Velikov2017-08-261-6/+6
* util/disk_cache: write cache item metadata to diskTimothy Arceri2017-08-251-1/+87
* glsl: pass shader source keys to the disk cacheTimothy Arceri2017-08-252-5/+9
* util/disk_cache: add struct cache_item_metadataTimothy Arceri2017-08-251-0/+20
* disk_cache: enable limited hash collision detection in release buildsTimothy Arceri2017-08-251-16/+10
* util/disk_cache: rename mesa cache dir and introduce cache versioningTimothy Arceri2017-08-252-12/+38
* anv: Move a comment that got left behind in the u_vector refactor.Eric Anholt2017-08-181-0/+9
* util: Fix build on old glibc.Eric Anholt2017-08-151-1/+3
* util/ralloc: add ralloc_str_append() helperTimothy Arceri2017-08-112-0/+37
* util: Makefile.am: add merge_driinfo.py in extra distJuan A. Suarez Romero2017-08-041-0/+1
* util: use cannonical form of ARRAY_SIZEEmil Velikov2017-08-021-1/+1
* radeonsi: add enable_sisched driconf optionNicolai Hähnle2017-08-021-0/+9
* util: add merge_driinfo.pyNicolai Hähnle2017-08-021-0/+222
* android: export intermediates from libmesa_utilTapani Pälli2017-08-021-0/+3
* Android: fix xmlconfig buildRob Herring2017-07-311-0/+3
* util/ra: fix memory leakEric Engestrom2017-07-311-0/+2
* Attempt to fix AppVeyor build, round 2Nicolai Hähnle2017-07-311-5/+7
* Attempt to fix the AppVeyor buildNicolai Hähnle2017-07-311-4/+0
* xmlconfig: move into src/utilNicolai Hähnle2017-07-3119-8/+4390
* ra: Add a callback for selecting a register from what's available.Eric Anholt2017-07-252-14/+82