Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | pan/bi: Abort on unhandled intrinsics | Alyssa Rosenzweig | 2020-05-04 | 1 | -1/+1 | |
* | pan/bi: Abort on unknown op packing | Alyssa Rosenzweig | 2020-05-04 | 1 | -7/+7 | |
* | pan/bi: Add clause type for gl_FragCoord.zw load | Alyssa Rosenzweig | 2020-05-04 | 2 | -0/+2 | |
* | pan/bi: Lower for now sincos | Alyssa Rosenzweig | 2020-05-01 | 1 | -0/+1 | |
* | pan/bi: Print shaders only if BIFROST_MESA_DEBUG=shaders | Tomeu Vizoso | 2020-05-01 | 2 | -4/+34 | |
* | pan/bi: Enable lower_mediump_outputs NIR pass | Alyssa Rosenzweig | 2020-05-01 | 1 | -0/+1 | |
* | pan/bit: Add round tests | Alyssa Rosenzweig | 2020-05-01 | 1 | -0/+16 | |
* | pan/bit: Interpret ROUND | Alyssa Rosenzweig | 2020-05-01 | 1 | -1/+19 | |
* | pan/bit: Add framework forinterpreting double vs float | Alyssa Rosenzweig | 2020-05-01 | 1 | -3/+6 | |
* | pan/bi: Pack round opcodes (FMA, either 16 or 32) | Alyssa Rosenzweig | 2020-05-01 | 2 | -1/+17 | |
* | pan/bi: Pipe multiple textures through | Alyssa Rosenzweig | 2020-05-01 | 2 | -6/+6 | |
* | pan/bi: Add texture indices to IR | Alyssa Rosenzweig | 2020-05-01 | 2 | -2/+18 | |
* | panfrost: Emit blend descriptors on Bifrost | Tomeu Vizoso | 2020-04-30 | 1 | -1/+2 | |
* | pan/bi: Share ALU type printing | Alyssa Rosenzweig | 2020-04-29 | 1 | -31/+2 | |
* | pan/bi: Use common IR indices | Alyssa Rosenzweig | 2020-04-29 | 5 | -55/+22 | |
* | pan/bit: Add BITWISE test | Alyssa Rosenzweig | 2020-04-29 | 1 | -0/+32 | |
* | pan/bit: Interpret BI_BITWISE | Alyssa Rosenzweig | 2020-04-29 | 1 | -2/+22 | |
* | pan/bi: Handle iand/ior/ixor in NIR->BIR | Alyssa Rosenzweig | 2020-04-29 | 1 | -0/+18 | |
* | pan/bi: Pack BI_BITWISE | Alyssa Rosenzweig | 2020-04-29 | 2 | -2/+77 | |
* | pan/bi: Add bitwise modifiers | Alyssa Rosenzweig | 2020-04-29 | 2 | -0/+12 | |
* | pan/bi: Add initial fcmp test | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+44 | |
* | pan/bit: Interpret CMP | Alyssa Rosenzweig | 2020-04-28 | 1 | -1/+41 | |
* | pan/bit: Prepare condition evaluation for vectors | Alyssa Rosenzweig | 2020-04-28 | 1 | -9/+9 | |
* | pan/bi: Relax double-abs condition | Alyssa Rosenzweig | 2020-04-28 | 1 | -1/+1 | |
* | pan/bi: Pack fma.fcmp16 | Alyssa Rosenzweig | 2020-04-28 | 2 | -0/+23 | |
* | pan/bi: Factor out fp16 abs logic | Alyssa Rosenzweig | 2020-04-28 | 1 | -17/+25 | |
* | pan/bi: Pack FMA 32 FCMP | Alyssa Rosenzweig | 2020-04-28 | 2 | -0/+85 | |
* | pan/bi: Fix source mod testing for CMP | Alyssa Rosenzweig | 2020-04-28 | 1 | -4/+5 | |
* | pan/bi: Structify ADD ICMP 32 | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+10 | |
* | pan/bi: Structify FMA ICMP 16 | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+8 | |
* | pan/bi: Structify FMA ICMP 32 | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+17 | |
* | pan/bi: Structify ADD FCMP16 | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+14 | |
* | pan/bi: Structify FMA FCMP16 | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+15 | |
* | pan/bi Strucitfy ADD FCMP 32 | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+11 | |
* | pan/bi: Structify FMA FCMP | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+21 | |
* | pan/bi: Remove bi_round_op | Alyssa Rosenzweig | 2020-04-28 | 3 | -12/+0 | |
* | pan/bi: Deduplicate csel/cmp cond | Alyssa Rosenzweig | 2020-04-28 | 6 | -12/+9 | |
* | pan/bi(t): Fix SELECT tests | Alyssa Rosenzweig | 2020-04-28 | 3 | -4/+4 | |
* | pan/bi: Add CSEL.8 opcode | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+1 | |
* | pan/bi: Add FCMP.GL.v2f16 on ADD opcode | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+1 | |
* | pan/bi: Add 64-bit int compares | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+7 | |
* | pan/bi: Add some 8-bit compares | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+3 | |
* | pan/bi: Add CSEL.64 opcode | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+1 | |
* | pan/bi: Add bool->float opcodes | Alyssa Rosenzweig | 2020-04-28 | 1 | -0/+2 | |
* | nir: add pack_32_2x16_split/unpack_32_2x16_split lowering | Jonathan Marek | 2020-04-27 | 1 | -2/+1 | |
* | pan/bi: Implement 16-bit COMBINE lowering | Alyssa Rosenzweig | 2020-04-27 | 1 | -1/+25 | |
* | pan/bi: Fix RA wrt 16-bit swizzles | Alyssa Rosenzweig | 2020-04-27 | 1 | -2/+9 | |
* | pan/bit: Add SELECT tests | Alyssa Rosenzweig | 2020-04-27 | 1 | -0/+34 | |
* | pan/bit: Interpret BI_SELECT | Alyssa Rosenzweig | 2020-04-27 | 1 | -1/+13 | |
* | pan/bi: Force BI_SELECT arguments scalar | Alyssa Rosenzweig | 2020-04-27 | 1 | -0/+4 |