aboutsummaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Collapse)AuthorAgeFilesLines
* r300: fix for SW TCL pathMaciej Cencora2009-06-111-1/+1
| | | | | We shouldn't use i variable for SWTCL_OVM_TEX because textures doesn't have to be enabled in "packed" order. We could have tex1,tex3 and fog which would receive 7,9,8 OVM locations instead of 6,7,8.
* r300: don't send unused attributes for SW TCL pathMaciej Cencora2009-06-111-14/+14
|
* r300: send only RS_IP_* regs that we are going to useMaciej Cencora2009-06-112-10/+4
|
* r300: fix RS setup when no colors and textures are sent to FPMaciej Cencora2009-06-111-4/+6
| | | | RS_COL_FMT field is part of RS_IP_* reg not RS_INST_*
* r300: r500 fragment program fixesMaciej Cencora2009-06-111-12/+11
| | | | | | | | | - when rewriting per component negate swizzle, first instruction should get not negated source - KIL instruction ignores swizzles TODO: - tex instructions does not support saturation - tex instructions cannot read from consant memory
* radeon: increase max bo countMaciej Cencora2009-06-111-1/+1
|
* r300: fix a GPU lock upMaciej Cencora2009-06-113-21/+24
| | | | | | Sending from VAP more texture coordinates than RS expects results in GPU hang. Fixes BumpSelfShadow from DirectX8 SDK.
* r300: fix vertex program bugMaciej Cencora2009-06-111-6/+10
| | | | | | If the vertex program didn't write position attribute, the position invariant function would add necessary instructions, but the vertex position would be overwritten by artificial outputs insts added to satisfy fragment program requirements. Fixes "whole screen is gray" problem for HW TCL path in sauerbraten when shaders are enabled, and whole slew of wine d3d9 tests.
* r300: move some code for easier debuggingMaciej Cencora2009-06-111-17/+37
|
* r300: print vertex program when debugging is enabledMaciej Cencora2009-06-111-3/+14
|
* r300: fix output register allocation for vertex shadersMaciej Cencora2009-06-111-9/+19
| | | | If the vertex program wrote secondary color without primary color, the secondary color output register index would be 0 which resulted in overwriting vertex position in some cases.
* r300: hw doesn't support saturation for tex instructionsMaciej Cencora2009-06-111-0/+3
|
* r300: fix indexed primitive rendering when using memory managerJerome Glisse2009-06-111-2/+2
|
* r300: make sure indexed rendering doesn't try to use more than the num of ↵Jerome Glisse2009-06-101-0/+7
| | | | | | | | vertices When with memory manager we need to make sure the GPU won't try to access beyond vertex buffer size, do so by enforcing that the maximun index is the last vertex of the buffer.
* radeon: fix mipmap_limits crasher.Dave Airlie2009-06-091-1/+1
| | | | This gets the correct srclvl image map when uploading images to the new mipmap.
* r300: fix regression caused by 056bc77547c304021a0faf204897ed238a5cf424Maciej Cencora2009-06-081-0/+1
| | | | Fixes GPU hangs in software TCL path
* Merge remote branch 'origin/master' into radeon-rewriteDave Airlie2009-06-07104-5624/+6821
|\
| * osmesa: Allow building standalone in all three channel widthsDan Nicholson2009-06-041-27/+9
| | | | | | | | | | | | | | | | | | autoconf had been designating the 8 bit libOSMesa as the default standalone osmesa, but the Makefile expected it to be linked to libGL. Fix up the osmesa Makefile so that it allows any of the combinations of standalone and channel width to be built. Fixes bug #21980.
| * mesa: call _mesa_ funcs, not gl funcs for debuggingBrian Paul2009-06-041-15/+18
| |
| * Merge branch 'mesa_7_5_branch'Brian Paul2009-06-044-7/+23
| |\ | | | | | | | | | | | | | | | Conflicts: src/mesa/main/context.c
| | * st/mesa: increase ST_MAX_SHADER_TOKENS to 8kBrian Paul2009-06-041-1/+1
| | |
| | * mesa: release VBO and PBO references upon context destructionBrian Paul2009-06-021-0/+10
| | |
| | * mesa: add #define FEATURE_ARB_pixel_buffer_objectBrian Paul2009-06-021-0/+1
| | |
| | * intel: Clip to window after calling Driver.TexImage2DIan Romanick2009-06-021-9/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This prevents the width / height from being clipped to the window size before the texture is allocated. This matches intelCopyTexImage1D. This should fix bug #21227 Signed-off-by: Ian Romanick <[email protected]> (cherry picked from commit 129f311673c99eb912d659023e50bc5f0ef53249)
| | * mesa/st: restore flush to copy_texsubimage (was previously finish)Keith Whitwell2009-06-011-0/+3
| | | | | | | | | | | | Need a flush here even though the original finish was overkill.
| | * st/gl: Fix mip gen for compressed texturesJakob Bornecrantz2009-06-011-6/+8
| | |
| * | intel: Add support for tiled textures.Eric Anholt2009-06-0413-44/+120
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This is about a 30% performance win in OA with high settings on my GM45, and experiments with 915GM indicate that it'll be around a 20% win there. Currently, 915-class hardware is seriously hurt by the fact that we use fence regs to control the tiling even for 3D instructions that could live without them, so we spend a bunch of time waiting on previous rendering in order to pull fences off. Thus, the texture_tiling driconf option defaults off there for now.
| * | i915: Don't rely on fence regs when we don't have to.Eric Anholt2009-06-048-62/+55
| | | | | | | | | | | | | | | We're on the way to telling the kernel about when we need fence regs on our objects or not, and this will cut the number of places needing them.
| * | i915: Remove some long-dead i830 code.Eric Anholt2009-06-041-20/+0
| | |
| * | swrast: always do span clipping in _swrast_write_rgba_span()Brian Paul2009-06-031-14/+4
| | | | | | | | | | | | | | | | | | | | | | | | It's possible for mis-behaving vertex programs to produce vertex data with very large/NaN values. This doesn't get handled reliably by the clipper code so we may try to rasterize triangles that extend beyond the viewport/window. Always clip spans to avoid invalid memory accesses later.
| * | vbo: minor reformattingBrian Paul2009-06-031-16/+23
| | |
| * | vbo: move/refactor debug codeBrian Paul2009-06-031-38/+49
| | |
| * | vbo: added debug code to check array data validity (disabled)Brian Paul2009-06-031-0/+156
| | |
| * | vbo: new debug/dump code (disabled)Brian Paul2009-06-031-0/+58
| | |
| * | mesa: added NaN checking code (disabled)Brian Paul2009-06-031-0/+14
| | |
| * | mesa: check/prevent NaN for EX2/LG2Brian Paul2009-06-031-6/+15
| | |
| * | tnl: updated clip debug code (disabled)Brian Paul2009-06-031-9/+19
| | |
| * | mesa: added buffer object debug code (disabled)Brian Paul2009-06-031-0/+36
| | |
| * | tnl: add some floating point sanity checks (disabled)Brian Paul2009-06-031-2/+25
| | |
| * | vbo: tweak out-of-bounds VBO access error messageBrian Paul2009-06-031-1/+1
| | | | | | | | | | | | Subtract 1 from _MaxElement to be clearer.
| * | Fix compiling indirect.c when GLX_DIRECT_RENDERING is not definedIan Romanick2009-06-031-1/+5
| | | | | | | | | | | | | | | DO NOT HAND-EDIT GLX PROTOCOL FILES. Seriously. How can you miss the giant comment at the top of the file?
| * | Fast path when rebinding the same texture in single context environmentIan Romanick2009-06-031-0/+12
| | | | | | | | | | | | | | | If there is no shared context, there is no purpose in rebinding the same texture. In some artificial tests this improves performance 10% - 30%.
| * | st/mesa: minor clean-ups, reformatting, etcBrian Paul2009-06-021-14/+11
| | |
| * | st/mesa: implement/enable GL_ARB_copy_buffer extensionBrian Paul2009-06-022-0/+39
| | |
| * | mesa: fix error test mistake in _mesa_CopyBufferSubData()Brian Paul2009-06-021-1/+1
| | |
| * | mesa: enable GL_ARB_copy_buffer for software driversBrian Paul2009-06-021-0/+2
| | |
| * | mesa: plug in new _mesa_CopyBufferSubData() functionsBrian Paul2009-06-023-0/+9
| | |
| * | mesa: _mesa_CopyBufferSubData() function, and driver fall-backBrian Paul2009-06-022-4/+156
| | |
| * | mesa: new state for GL_ARB_copy_bufferBrian Paul2009-06-021-0/+4
| | |
| * | mesa: new CopyBufferSubData() driver hookBrian Paul2009-06-021-0/+6
| | |
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-14 02:15:15 +0000