summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* mesa: use simple mtx in core mesaTimothy Arceri2017-11-0913-77/+78
* mesa: rework how we free gl_shader_program_dataTimothy Arceri2017-11-093-42/+18
* glsl: drop cache_fallbackTimothy Arceri2017-11-092-17/+13
* i965: properly initialize brw->cs.base.stage to MESA_SHADER_COMPUTEKenneth Graunke2017-11-081-0/+1
* intel/nir: Break the linking code into a helper in brw_nir.cJason Ekstrand2017-11-081-34/+4
* configure: check for -std=c++11 support and enable st/mesa test accordinglyGert Wollny2017-11-081-1/+3
* st/glsl_to_nir: use nir_shader_gather_info()Timothy Arceri2017-11-081-8/+10
* st/glsl_to_nir: generate NIR earlierTimothy Arceri2017-11-082-37/+14
* st/glsl_to_nir: delay adding built-in uniforms to Parameters listTimothy Arceri2017-11-082-36/+34
* intel/cs: Push subgroup ID instead of base thread IDJason Ekstrand2017-11-071-3/+3
* mesa: fix deleting the dummy ATI_fsMiklós Máté2017-11-071-1/+4
* meson: standardize .so version to major.minor.patchEric Engestrom2017-11-071-1/+1
* i965: disable NIR linking on HSW and belowTimothy Arceri2017-11-071-1/+4
* i965: Enable flush controlNeil Roberts2017-11-062-1/+21
* gallium: Wire up flush controlAdam Jackson2017-11-061-0/+3
* dri: Add a flush control extensionNeil Roberts2017-11-062-2/+21
* dri: Change __DriverApiRec::CreateContext to take a struct for attribsNeil Roberts2017-11-0612-103/+128
* intel: Don't flush the old context in intelMakeCurrentNeil Roberts2017-11-062-18/+0
* i965/gen10: Implement Wa3DStateModeAnuj Phogat2017-11-032-0/+16
* i965/gen10: Enable float blend optimizationAnuj Phogat2017-11-032-0/+9
* i965/gen10: Implement WaForceRCPFEHangWorkaroundAnuj Phogat2017-11-031-0/+23
* i965/gen10: Implement WaSampleOffsetIZ workaroundAnuj Phogat2017-11-032-0/+50
* i965/gen10: Don't set Antialiasing Enable in 3DSTATE_RASTER if num_samples > 1Anuj Phogat2017-11-031-0/+10
* i965/gen10: Don't set Smooth Point Enable in 3DSTATE_SF if num_samples > 1Anuj Phogat2017-11-031-1/+12
* i965: perf: list registers to program for queriesLionel Landwerlin2017-11-032-0/+66
* i965: perf: factorize code for availabilityLionel Landwerlin2017-11-031-12/+16
* i965: perf: make revision variable availableLionel Landwerlin2017-11-035-8/+10
* st/glsl_to_nir: pass gl_shader_program to st_finalize_nir()Timothy Arceri2017-11-033-27/+11
* i965: Initialize disk shader cache if MESA_GLSL_CACHE_DISABLE is falseJordan Justen2017-10-313-0/+31
* dri drivers: Always add the sha1 build-idJordan Justen2017-10-314-1/+4
* i965: Initialize sha1 hash of dri config optionsJordan Justen2017-10-311-0/+4
* i965: Don't link when the program was found in the disk cacheJordan Justen2017-10-311-0/+3
* i965: add cache fallback support using serialized nirJordan Justen2017-10-311-1/+26
* i965: add support for cached shaders with xfb qualifiersTimothy Arceri2017-10-311-0/+8
* mesa/glsl: add api_enabled flag to gl_transform_feedback_infoTimothy Arceri2017-10-311-0/+3
* i965: Add shader cache support for computeJordan Justen2017-10-315-12/+53
* i965: add shader cache support for tess stagesTimothy Arceri2017-10-313-16/+70
* i965: add shader cache support for geometry shadersTimothy Arceri2017-10-312-8/+35
* i965: Add shader cache support for vertex and fragment stagesTimothy Arceri2017-10-313-16/+30
* i965: add initial implementation of on disk shader cacheTimothy Arceri2017-10-314-0/+297
* i965: Calculate thread_count in brw_alloc_stage_scratchJordan Justen2017-10-318-45/+62
* intel/compiler: Remove final_program_size from brw_compile_*Jordan Justen2017-10-316-21/+15
* i965: Don't rely on nir for uses_texture_gatherJordan Justen2017-10-313-9/+9
* i965/link: Serialize program to nir after linking for shader cacheJordan Justen2017-10-311-0/+10
* main: Add driver cache blob fields to gl_programJordan Justen2017-10-312-0/+8
* mesa/st: implement max combined output resources limiting.Dave Airlie2017-11-011-0/+6
* i965: Check CCS_E compatibility for texture view renderingNanley Chery2017-10-311-2/+27
* i965: Fix ARB_indirect_parameters logic.Plamena Manolova2017-10-301-31/+16
* i965: Don't flag BRW_NEW_SURFACES unless some push constants are dirty.Kenneth Graunke2017-10-301-2/+1
* glsl: Remove ir_binop_greater and ir_binop_lequal expressionsIan Romanick2017-10-302-50/+0