summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* dri/nv10: Fake fast Z clears for pre-nv17 cards.Francisco Jerez2010-10-104-20/+127
* dri/nouveau: Minor cleanup.Francisco Jerez2010-10-104-23/+22
* i965: Initialize member variables.Vinson Lee2010-10-081-0/+2
* i965: Silence unused variable warning on non-debug builds.Vinson Lee2010-10-081-0/+1
* i965: Silence unused variable warning on non-debug builds.Vinson Lee2010-10-081-0/+1
* i915: Silence unused variable warning in non-debug builds.Vinson Lee2010-10-081-0/+1
* i915: Silence unused variable warning in non-debug builds.Vinson Lee2010-10-081-0/+1
* intel: Enable GL_ARB_explicit_attrib_locationIan Romanick2010-10-081-0/+1
* main: Enable GL_ARB_explicit_attrib_location for swrastIan Romanick2010-10-081-1/+2
* i965: Add register coalescing to the new FS backend.Eric Anholt2010-10-081-0/+80
* i965: Enable attribute swizzling (repositioning) in the gen6 SF.Eric Anholt2010-10-081-1/+2
* i965: Fix new FS gen6 interpolation for sparsely-populated arrays.Eric Anholt2010-10-081-1/+1
* i965: Fix gen6 WM push constants updates.Eric Anholt2010-10-081-1/+2
* i965: Handle swizzles in the addition of YUV texture constants.Eric Anholt2010-10-081-2/+5
* i965: Drop the check for YUV constants in the param list.Eric Anholt2010-10-081-13/+0
* i965: Drop the check for duplicate _mesa_add_state_reference.Eric Anholt2010-10-081-6/+0
* mesa: Simplify a bit of _mesa_add_state_reference using memcmp.Eric Anholt2010-10-081-12/+3
* i965: Normalize cubemap coordinates like is done in the Mesa IR path.Eric Anholt2010-10-074-0/+114
* i965: Disable emitting if () statements on gen6 until we really fix them.Eric Anholt2010-10-072-0/+7
* gles2: Add GL_EXT_texture_format_BGRA8888 supportKristian Høgsberg2010-10-074-1/+16
* i965: Fix gen6 pointsize handling to match pre-gen6.Eric Anholt2010-10-061-1/+2
* i965: Don't assume that WPOS is always provided on gen6 in the new FS.Eric Anholt2010-10-061-2/+1
* i965: Add support for gl_FrontFacing on gen6.Eric Anholt2010-10-061-10/+39
* i965: Refactor gl_FrontFacing setup out of general variable setup.Eric Anholt2010-10-061-22/+31
* i965: Gen6's sampler messages are the same as Ironlake.Eric Anholt2010-10-061-1/+1
* i965: Don't do 1/w multiplication in new FS for gen6Eric Anholt2010-10-061-6/+8
* i965: Add some clarification of the WECtrl field.Eric Anholt2010-10-062-4/+21
* i965: Fix botch in the header_present case in the new FS.Eric Anholt2010-10-061-0/+1
* i965: Fix up IF/ELSE/ENDIF for gen6.Eric Anholt2010-10-063-24/+79
* i965: Gen6 no longer has the IFF instruction; always use IF.Eric Anholt2010-10-061-3/+5
* i965: Add back gen6 headerless FB writes to the new FS backend.Eric Anholt2010-10-061-11/+32
* i965: Also do constant propagation for the second operand of CMP.Eric Anholt2010-10-061-0/+5
* i965: Enable the constant propagation code.Eric Anholt2010-10-061-2/+0
* st/mesa: replace assertion w/ conditional in framebuffer invalidationBrian Paul2010-10-051-2/+11
* swrast: fix choose_depth_texture_level() to respect mipmap filtering stateBrian Paul2010-10-041-5/+10
* i965: Add support for gen6 FB writes to the new FS.Eric Anholt2010-10-042-3/+22
* i965: In disasm, gen6 fb writes don't put msg reg # in destreg_conditionalmod.Eric Anholt2010-10-041-1/+1
* i965: Add initial folding of constants into operand immediate slots.Eric Anholt2010-10-041-0/+90
* i965: Add trivial dead code elimination in the new FS backend.Eric Anholt2010-10-041-2/+50
* i965: Be more conservative on live interval calculation.Eric Anholt2010-10-041-3/+11
* i965: Fix glean/texSwizzle regression in previous commit.Eric Anholt2010-10-031-18/+18
* i965: Set up swizzling of shadow compare results for GL_DEPTH_TEXTURE_MODE.Eric Anholt2010-10-021-1/+32
* i965: Add support for EXT_texture_swizzle to the new FS backend.Eric Anholt2010-10-021-0/+21
* mesa/st: initial attempt at RG support for gallium driversDave Airlie2010-10-024-1/+93
* i965: Fix incorrect batchbuffer size in gen6 clip state command.Kenneth Graunke2010-10-011-1/+0
* i965: Don't try to emit code if we failed register allocation.Eric Anholt2010-10-011-1/+2
* i965: Fix off-by-ones in handling the last members of register classes.Eric Anholt2010-10-011-5/+5
* i965: Add a sanity check for register allocation sizes.Eric Anholt2010-10-011-0/+5
* i965: When producing a single channel swizzle, don't make a temporary.Eric Anholt2010-10-011-0/+5
* i965: Restore the forcing of aligned pairs for delta_xy on chips with PLN.Eric Anholt2010-10-011-12/+43
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 14:11:34 +0000