summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Collapse)AuthorAgeFilesLines
* [intel-gem] Once mapped, leave buffers mapped.Keith Packard2008-05-281-17/+6
| | | | | | Mapping and unmapping buffers is expensive, and having the map around isn't harmful (other than consuming address space). So, once mapped, just leave buffers mapped in case they get re-used.
* [intel] all flushing in intelEmitCopyBlitKeith Packard2008-05-261-0/+4
| | | | | | Add both MI_FLUSH and intel_batchbuffer_flush to intelEmitCopyBlit. This ensures that the data are flushed *and* the gem kernel driver sees the various memory domain transitions.
* [intel] Enable buffer re-use for gemKeith Packard2008-05-251-12/+5
| | | | | Use the new DRM_IOCTL_I915_GEM_BUSY ioctl to detect idle buffers for re-use.
* Remove stale comment about glFlush().Eric Anholt2008-05-231-3/+0
| | | | | We don't need an MI_FLUSH there, because everything that's been flushed in the batch will eventually hit the hardware.
* Emit a flush after the swapbuffers blit, so contents end up on the screen.Eric Anholt2008-05-235-11/+12
| | | | | | | Otherwise, since the MI_FLUSH at the end of every batch had been removed, non-automatic-flushing chips (965) wouldn't get flushed and apps with static rendering would get partial screen contents until the server's blockhandler flush kicked in.
* Add back a mostly-correct glFinish for GEM and fake.Eric Anholt2008-05-225-4/+49
| | | | | The right solution would probably be keeping a list of regions which have been rendered to.
* [intel-gem] Make sure set_domain is called often enough.Keith Packard2008-05-221-31/+44
| | | | | The write_domain needs to be set after any batch buffer uses an object, track when that happens in the new 'cpu_domain_set' field.
* [intel-gem] Don't calloc reloc buffersKeith Packard2008-05-171-2/+2
| | | | | Only a few relocations are typically used, so don't clear the whole thing.
* [GEM] Actually include the presumed offset in initial relocations.Eric Anholt2008-05-131-0/+1
| | | | This avoids kernel relocations for most batchbuffer relocs.
* [intel] update GEM api. Add bo_subdata and bo_get_subdata driver hooks.Keith Packard2008-05-115-68/+166
| | | | | | Track DRM GEM name changes. Add driver hooks for bo_subdata and bo_get_subdata so that GEM can use pread and pwrite.
* [intel-gem] move domains to relocations. add set_domain to bo_map.Keith Packard2008-05-081-22/+20
| | | | | Fix the kernel API to place the read/write domain information in the relocation instead of the buffer.
* [intel] intel_batchbuffer_flush using uninit 'used' to check for buffer emptyKeith Packard2008-05-082-4/+8
| | | | | | Make sure 'used' tracks the right value through the whole function. Also, use GLint for intel_batchbuffer_space in case we do bad things in the future.
* GEM: Remove already-disabled PIPE_CONTROL command.Eric Anholt2008-05-072-35/+0
| | | | | This existed to get the icache flushed. However, GEM handles this for us now for sure, and we had disabled it prematurely anyway.
* GEM: Make dri_emit_reloc take GEM domain flags instead of TTM flags.Eric Anholt2008-05-0727-115/+186
| | | | | | The GEM flags are much more descriptive for what we need. Since this makes bufmgr_fake rather device-specific, move it to the intel common directory. We've wanted to do device-specific stuff to it before.
* GEM: Don't emit an extra MI_FLUSH in the batch since GEM handles it.Eric Anholt2008-05-071-13/+18
|
* [intel-GEM] partial support for memory domains.Keith Packard2008-05-061-1/+23
| | | | | | | Doesn't deal with local modifications yet (need new kernel set_domain ioctl for that to work). Also, guesses what domains are affected based on the read/write bits set in the flags. Works for 915, probably not so much for 965.
* [intel-GEM] Add tiling support to swrast.Keith Packard2008-05-067-25/+350
| | | | | Accessing tiled surfaces without using the fence registers requires that software deal with the address swizzling itself.
* Dump buffer tiled status from intelPrintSAREAKeith Packard2008-05-051-6/+6
|
* GEM: Allocate the right number of relocs, avoiding heap smashing.Eric Anholt2008-05-051-1/+1
|
* GEM: Include target buffer handle in relocation debug.Eric Anholt2008-05-051-2/+2
|
* GEM: Set validate index to keep the same buffer from being duped on the list.Eric Anholt2008-05-051-0/+1
|
* Print GEM handles instead of BO pointers in debugging.Eric Anholt2008-05-051-15/+18
| | | | small integers are much prettier, and let me correlate to DRM debug output.
* Initialize bufmgr_gem->validate_array[i].offset.Eric Anholt2008-05-051-0/+1
| | | | | This is just cosmetic, to produce less scary values when the ioctl fails and doesn't return values there.
* Make intel_{batch,exec}_ioctl return an error code so we can recover better.Eric Anholt2008-05-053-26/+33
|
* Add intel_bufmgr_gem.c to i915Keith Packard2008-05-051-0/+1
|
* Temporarily disable intel pixel ops on i915 for GEMKeith Packard2008-05-053-5/+8
| | | | | Instead of attempting to fix these for GEM, just disable until GEM is working.
* Don't forget to set handle of shared buffers.Eric Anholt2008-05-021-1/+3
| | | | (And fix a nearby whitespace nit)
* Fix GEM execbuf ioctl argument.Eric Anholt2008-05-021-2/+3
|
* Fix to use GEM execbuf instead of TTM.Eric Anholt2008-05-021-2/+2
|
* Minor fixups to get GEM to the point of execbuf ioctl.Eric Anholt2008-05-022-10/+11
|
* [intel] Fix build for GEM. TTM is now disabled, and fencing is gone.Eric Anholt2008-05-0215-301/+55
| | | | | | | Fencing was used in two places: ensuring that we didn't get too many frames ahead of ourselves, and glFinish. glFinish will be satisfied by waiting on buffers like we would do for CPU access on them. The "don't get too far ahead" is now the responsibility of the execution manager (kernel).
* Add intel_bufmgr_gem for new graphics execution manager.Eric Anholt2008-05-0210-40/+869
|
* [intel] Warnings fixes.Eric Anholt2008-05-024-2/+2
|
* [intel] Merge intel_ioctl.h. Not sure how this slipped by in the .c merge.Eric Anholt2008-05-022-44/+0
|
* fix conversion of GLfloat display list IDsBrian Paul2008-05-011-21/+24
| | | | | | Use floor() to convert to int (per Mark Kildard and the SI). Also, change translate_id() to return a signed integer since we may be offsetting from GL_LIST_BASE.
* Add support for GL_REPLACE_EXT texture env mode.Brian Paul2008-04-301-1/+6
| | | | | | GL_REPLACE_EXT comes from the ancient GL_EXT_texture extension. Found an old demo that actually uses it. The values of the GL_REPLACE and GL_REPLACE_EXT tokens is different, unfortunately.
* intel: test cpp to ensure mipmap tree matches texture image.Xiang, Haihao2008-04-301-0/+5
|
* mesa: adjust glBitmap coords by a small epsilonBrian Paul2008-04-291-2/+3
| | | | | | | | Fixes problem with bitmaps jumping around by one pixel depending on window size. The rasterpos is often X.9999 instead of X+1. Run progs/redbook/drawf and resize window to check. Cherry picked from gallium-0.1 branch
* r200: fix state submission issue causing bogus textures (bug 15730)Ove Kaaven2008-04-291-0/+6
|
* Change default of driconf "allow_large_textures" to announce hardware limits.Michel Dänzer2008-04-292-3/+3
| | | | | | The previous default these days served mostly to cause artifical problems with GLX compositing managers like compiz (see e.g. http://bugs.freedesktop.org/show_bug.cgi?id=10501).
* build fix for xorg driverAlan Hourihane2008-04-281-3/+4
|
* [i965] short immediate values must be replicated to both halves of the dwordKeith Packard2008-04-251-2/+2
| | | | | | The 32-bit immediate value in the i965 instruction word must contain two copies of any 16-bit constants. brw_imm_uw and brw_imm_w just needed to copy the value into both halves of the immediate value instruction field.
* glcore: Respect DESTDIRDan Nicholson2008-04-251-2/+2
|
* silence warningAlan Hourihane2008-04-251-1/+1
|
* enable GL_EXT_multi_draw_arrays (see bug 15670)Pierre Beyssac2008-04-242-0/+4
|
* drop stray includes of glapiGeorge Sapountzis2008-04-232-2/+0
|
* glcore: drop outdated sources files intented for xorgGeorge Sapountzis2008-04-2311-374/+0
|
* glcore: tree sharing for DRI and XMesaGeorge Sapountzis2008-04-232-1/+79
|
* glcore: build from mesaGeorge Sapountzis2008-04-238-7/+126
|
* revert part of the previous cleanup - it only appliesAlan Hourihane2008-04-221-1/+1
| | | | to the 7.0 branch
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 00:01:03 +0000