summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Collapse)AuthorAgeFilesLines
* add missing _mesa_StencilFuncSeparateATI functionRoland Scheidegger2007-10-302-0/+77
|
* More vblank cleanups.Michel Dänzer2007-10-3026-129/+147
| | | | | | | | * Fix crash at context creation in most drivers supporting vblank. * Don't pass vblank sequence or flags to functions that get passed the drawable private already. * Attempt to initialize vblank related drawable private fields just once per drawable. May need more work in some drivers.
* [i915] Include header to pick up intel_ttm_bo_create_from_handle() proto.Eric Anholt2007-10-291-0/+1
|
* Merge branch 'origin'Eric Anholt2007-10-2991-414/+2535
|\
| * Refactor and fix core vblank supportJesse Barnes2007-10-2948-147/+293
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Consolidate support for synchronizing to and retrieving vblank counters. Also fix the core vblank code to return monotonic MSC counters, which are required by some GLX extensions. Adding support for multiple pipes to a low level driver is fairly easy, the Intel 965 driver provides simple example code (see intel_buffers.c:intelWindowMoved()). The new code bumps the media stream counter extension version to 2 and adds a new getDrawableMSC callback. This callback takes a drawablePrivate pointer, which is used to calculate the MSC value seen by clients based on the actual vblank counter(s) returned from the kernel. The new drawable private fields are as follows: - vblSeq - used for tracking vblank counts for buffer swapping - vblFlags - flags (e.g. current pipe), updated by low level driver - msc_base - MSC counter from the last time the current pipe changed - vblank_base - kernel DRM vblank counter from the last time the pipe changed Using the above variables, the core vblank code (in vblank.c) can calculate a monotonic MSC value. The low level DRI drivers are responsible for updating the current pipe (by setting VBLANK_FLAG_SECONDARY for example in vblFlags) along with msc_base and vblank_base whenever the pipe associated with a given drawable changes (again, see intelWindowMoved for an example of this). Drivers should fill in the GetDrawableMSC DriverAPIRec field to point to driDrawableGetMSC32 and add code for pipe switching as outlined above to fully support the new scheme.
| * disable ctx->Driver.NewProgram() call in _mesa_new_program()Brian2007-10-291-0/+5
| | | | | | | | | | | | This was causing infinite recursive calls w/ software drivers. All vertex/fragment shaders should be allocated by calling ctx->Driver.NewProgram(), not by calling _mesa_new_program().
| * Only set R_MODE with NV_point_spriteAlan Hourihane2007-10-281-1/+2
| |
| * Merge branch '965-glsl'Zou Nan hai2007-10-2623-159/+1855
| |\ | | | | | | | | | | | | | | | | | | Conflicts: src/mesa/drivers/dri/i965/brw_sf.h src/mesa/drivers/dri/i965/intel_context.c
| | * Non Square MatrixZou Nan hai2007-10-091-0/+2
| | |
| | * fix for prev commitZou Nan hai2007-10-091-2/+2
| | |
| | * INT supportZou Nan hai2007-10-091-3/+3
| | |
| | * shadow sampler fix.Zou Nan hai2007-10-092-1/+13
| | | | | | | | | | | | | | | 1. spec requite result (0, 0, 0, 1) instead of (0, 0, 0, 0) 2. support shadow sampler in simd8
| | * Only vertex program fix, bypass tnl vertex programZou Nan hai2007-10-082-2/+2
| | |
| | * fragment shader function call fix, gl_FragCoord fixZou Nan hai2007-09-302-3/+8
| | |
| | * support continue, fix conditionalZou Nan hai2007-09-293-2/+66
| | |
| | * fixZou Nan hai2007-09-281-2/+0
| | |
| | * support nested function call in pixel shaderZou Nan hai2007-09-282-11/+26
| | |
| | * handle INT op, still require high level handle of integer to be correctZou Nan hai2007-09-271-0/+22
| | |
| | * fix issue when only fragment shader or vertex shader is usedZou Nan hai2007-09-271-5/+12
| | |
| | * ARB_shader_object ARB_vertex_shader ARB_fragment_shader in 965-glsl branchZou Nan hai2007-09-181-0/+6
| | |
| | * fix double free in 965-glsl branchZou Nan hai2007-09-183-0/+6
| | |
| | * DDX DDY support, not very accurateZou Nan hai2007-07-243-1/+103
| | |
| | * Fix SOP in fragment shader, brick is ok now.Zou Nan hai2007-07-171-2/+4
| | |
| | * Merge branch 'master' of git+ssh://[email protected]/git/mesa/mesa ↵Zou Nan hai2007-07-17103-1266/+1601
| | |\ | | | | | | | | | | | | into 965-glsl
| | * | Use ProgramStringNotifyZou Nan hai2007-07-172-27/+2
| | | |
| | * | support "discard";Zou Nan hai2007-07-052-0/+16
| | | |
| | * | Merge branch 'master' of git+ssh://[email protected]/git/mesa/mesa ↵Zou Nan hai2007-07-04311-22307/+18427
| | |\ \ | | | | | | | | | | | | | | | into 965-glsl
| | * | | fix issue with output as src register.Zou Nan hai2007-07-041-1/+1
| | | | |
| | * | | Fix a nasty bug...Zou Nan hai2007-07-031-6/+14
| | | | |
| | * | | support branch and loop in pixel shaderZou Nan hai2007-06-2112-100/+1346
| | | | | | | | | | | | | | | | | | | | most of the sample working with some small modification
| | * | | Support loop, conditional update fixZou Nan hai2007-05-091-10/+17
| | | | |
| | * | | support nested function callZou Nan hai2007-04-302-15/+17
| | | | | | | | | | | | | | | | | | | | else instruction fix.
| | * | | Initial 965 GLSL supportZou Nan hai2007-04-1215-75/+276
| | | | |
| * | | | use grep -qBrian2007-10-251-2/+2
| | | | |
| * | | | simplify/fix the ASM_FLAGS tests (bug 12931)Brian2007-10-251-2/+2
| | | | |
| * | | | don't build x86, x86-64 dirs if not neededBrian2007-10-241-2/+7
| | | | |
| * | | | add to gitBrian2007-10-242-0/+109
| | | | |
| * | | | Implement gl_PointCoord attribute for GLSL fragment shaders.Brian2007-10-246-53/+85
| | | | | | | | | | | | | | | | | | | | Contains the normalized fragment position within a point sprite.
| * | | | properly init dst reg's CondMask/Swizzle fieldsBrian2007-10-232-5/+5
| | | | |
| * | | | bump up MAX_INSTRUCTIONS and add an assertion to catch emitting too many ↵Brian2007-10-231-4/+7
| | | | | | | | | | | | | | | | | | | | instructions
| * | | | don't apply ColorMask to main gcBrian2007-10-221-7/+6
| | | | |
| * | | | i915: Add some sanity checks to blit command debugging code.Michel Dänzer2007-10-181-16/+21
| | | | |
| * | | | Framework for supporting z24_s8 and z32 depth textures on r300.Ian Romanick2007-10-172-6/+49
| | | | |
| * | | | Initial support for ARB_depth_textureIan Romanick2007-10-174-2/+77
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Currently only GL_DEPTH_COMPONENT16 are supported. I don't know what the hardware bits are to select the other formats, but it shouldn't be too hard to figure out.
| * | | | mga: Enable (trivial) support for GL_APPLE_vertex_array_object, bump DRIVER_DATEIan Romanick2007-10-172-1/+3
| | | | |
| * | | | mga: Enable (trivial) support for GL_EXT_gpu_program_parameters.Ian Romanick2007-10-171-3/+5
| | | | |
| * | | | Replace repeat_remainder() with a simpler macro that just casts args to ↵Brian2007-10-171-13/+6
| | | | | | | | | | | | | | | | | | | | unsigned.
| * | | | Don't call the driver clear hook when the effective scissor rectangle is empty.Michel Dänzer2007-10-171-1/+3
| | | | |
| * | | | i915: Don't emit 'empty' blit rectangles.Michel Dänzer2007-10-171-0/+3
| | | | | | | | | | | | | | | | | | | | | | | | | The hardware seems to interpret them differently and produce unexpected results...
* | | | | Replace symlink generation from i915 with files in intel/ and symlinks there.Eric Anholt2007-10-168-1322/+1312
|/ / / /
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 02:19:22 +0000