summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
...
* i965/blorp: Allow blorp blits for 16x MSAAJason Ekstrand2018-05-091-4/+0
* i965/surface_state: Use an identity swizzle pre-HaswellJason Ekstrand2018-05-091-0/+6
* i965: silence unused variableLionel Landwerlin2018-05-091-1/+0
* mesa: remove hard-coded OpenGL 3.2 compat limitTimothy Arceri2018-05-091-8/+0
* mesa: add GLSLVersionCompat constantTimothy Arceri2018-05-095-3/+10
* mesa: dont call _mesa_override_glsl_version() in _mesa_init_constants()Timothy Arceri2018-05-091-3/+0
* mesa: dont set GLSLVersion in _mesa_init_constants()Timothy Arceri2018-05-091-1/+0
* i965: Dump validation list on INTEL_DEBUG=bat,submit.Kenneth Graunke2018-05-081-1/+3
* i965/miptree: Remove redundant fields from intel_miptree_aux_bufferJason Ekstrand2018-05-082-37/+7
* i965: Simplify brw_emit_depthbuffer and brw_emit_depth_stencil_hizJason Ekstrand2018-05-081-81/+26
* i965: Move brw_emit_depth_stencil_hiz higher up in the fileJason Ekstrand2018-05-081-50/+40
* i965: Use ISL for emitting depth/stencil/hiz state on gen6+Jason Ekstrand2018-05-089-671/+129
* i965: Use the brw_depthbuffer atom on all gensJason Ekstrand2018-05-084-17/+4
* i965: Always set depth/stencil write enables on gen7+Jason Ekstrand2018-05-082-11/+6
* i965: Re-order depth/stencil/hiz/clear packets to match ISLJason Ekstrand2018-05-083-47/+47
* i965: Re-emit depth/stencil/hiz on BRW_NEW_AUX_STATEJason Ekstrand2018-05-081-1/+2
* mesa/formatquery: remove online compression check on is_resource_supportedAlejandro Piñeiro2018-05-081-2/+1
* i965: Don't leak blorp on Gen4-5.Kenneth Graunke2018-05-071-2/+1
* i965: Set initial kflags on BO creation.Kenneth Graunke2018-05-071-6/+11
* r200: Enable NV_fog_distanceIan Romanick2018-05-041-0/+1
* i965: Enable NV_fog_distanceIan Romanick2018-05-041-0/+1
* ffvertex: Don't try to read output registers in fog calculationIan Romanick2018-05-041-4/+6
* mesa: Add missing support for glFogiv(GL_FOG_DISTANCE_MODE_NV)Ian Romanick2018-05-041-0/+1
* mesa: Silence an unused parameter warningIan Romanick2018-05-041-5/+4
* mesa/main/readpix: Correct handling of packed floating point valuesGert Wollny2018-05-041-2/+4
* compiler/lower_64bit_packing: rename the pass to be more genericIago Toral Quiroga2018-05-031-1/+1
* i965: Always try to create a logical contextChris Wilson2018-05-031-15/+14
* intel: decoder: limit to the number decoded lines from VBOLionel Landwerlin2018-05-021-0/+1
* i965: Reuse batch decoder infrastructure rather than open coding it.Kenneth Graunke2018-05-023-223/+55
* i965: Allocate shadow batches to explicitly be the BO size.Kenneth Graunke2018-05-021-7/+5
* intel: activate the gl_BaseVertex loweringAntia Puentes2018-05-023-11/+3
* intel: emit is_indexed_draw in the same VE than gl_DrawIDAntia Puentes2018-05-024-40/+59
* i965: Drop unused gen5 sampler default color struct.Kenneth Graunke2018-05-011-9/+0
* i965: Make brw_vs_outputs_written static.Kenneth Graunke2018-05-012-5/+1
* i965/tex_image: Avoid the ASTC LDR workaround on gen9lpNanley Chery2018-05-011-1/+1
* st/mesa: add support for nvidia conservative rasterization extensionsRhys Perry2018-04-303-0/+51
* mesa: add support for nvidia conservative rasterization extensionsRhys Perry2018-04-3015-11/+478
* nir: move GL specific passes to src/compiler/glslTimothy Arceri2018-05-013-5/+8
* i965/tiled_memcpy: ytiled_to_linear a cache line at a timeScott D Phillips2018-04-301-6/+66
* i965: Record mipmap resolver for unmappingChris Wilson2018-04-302-17/+22
* i965: Move unmap_depthstencil before map_depthstencilChris Wilson2018-04-301-57/+57
* i965: Move unmap_etc before map_etcChris Wilson2018-04-301-21/+21
* i965: Move unmap_s8 before map_s8Chris Wilson2018-04-301-30/+30
* i965: Move unmap_movntdqa before map_movntdqaChris Wilson2018-04-301-12/+12
* i965: Move unmap_blit before map_blitChris Wilson2018-04-301-22/+22
* i965: Move unmap_gtt before map_gttChris Wilson2018-04-301-6/+6
* i965: Don't stomp initial kflags for program cache.Kenneth Graunke2018-04-301-2/+2
* i965: Let batchbuffers be placed anywhere in the 48-bit address space.Kenneth Graunke2018-04-301-1/+1
* intel: fix check for 48b ppgtt supportScott D Phillips2018-04-301-13/+15
* mesa: add TBO support for GL_EXT_texture_norm16Tapani Pälli2018-04-271-3/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 19:34:09 +0000