summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
...
* mesa: Implement image uniform queries.Francisco Jerez2015-05-041-1/+3
* mesa: Validate original image internal format rather than derived mesa format.Francisco Jerez2015-05-041-3/+3
* mesa: Call _mesa_test_texobj_completeness() before using _MaxLevel in image v...Francisco Jerez2015-05-041-3/+4
* mesa: Add support for binding a buffer texture to a shader image unit.Francisco Jerez2015-05-041-31/+42
* mesa: Add extern "C" guards to shaderimage.h to allow inclusion from C++ code.Francisco Jerez2015-05-041-0/+8
* mesa: Export shader image format to mesa format conversion function.Francisco Jerez2015-05-042-5/+12
* swrast: Fix rgba_draw_pixels with GL_COLOR_INDEXIago Toral Quiroga2015-05-041-3/+26
* i965: Add memory fence opcode.Francisco Jerez2015-05-046-0/+87
* i965: Add typed surface access opcodes.Francisco Jerez2015-05-049-0/+261
* i965: Add untyped surface write opcode.Francisco Jerez2015-05-049-0/+81
* i965: Reorder sources of the untyped atomic opcode.Francisco Jerez2015-05-044-6/+6
* i965: Pass the number of components as a source of the untyped surface read o...Francisco Jerez2015-05-044-6/+10
* i965/vec4: Add support for untyped surface message sends from GRF.Francisco Jerez2015-05-043-16/+14
* i965: Don't request untyped atomic writeback message if the destination is null.Francisco Jerez2015-05-042-2/+3
* i965: Simplify generator code for untyped surface messages.Francisco Jerez2015-05-044-87/+18
* i965: Fix the untyped surface opcodes to deal with indirect surface access.Francisco Jerez2015-05-044-82/+99
* i965: Upload atomic buffer state for compute shadersJordan Justen2015-05-024-1/+29
* i965/cs: Emit MEDIA_STATE_FLUSH after WALKERJordan Justen2015-05-022-0/+6
* i965/cs: Implement brw_emit_gpgpu_walkerJordan Justen2015-05-022-1/+51
* i965/state: Emit pipeline select when changing pipelinesJordan Justen2015-05-024-6/+36
* i965: Implement DispatchCompute() back-endPaul Berry2015-05-024-0/+127
* main/cs: Implement front end code for glDispatchCompute().Paul Berry2015-05-021-1/+19
* mesa/cs: Add DispatchCompute() to driver function table.Paul Berry2015-05-021-0/+7
* i965/cs: Emit state base addressJordan Justen2015-05-022-1/+3
* i965/fs: Add CS shader time supportJordan Justen2015-05-024-2/+33
* i965/cs: Upload brw_cs_stateJordan Justen2015-05-024-0/+109
* i965/cs: Support CS program precompileJordan Justen2015-05-024-0/+41
* i965: Add brw_setup_tex_for_precompile. Use in VS, GS & FS.Jordan Justen2015-05-023-24/+24
* i965/cs: Emit compute shader code and upload programsJordan Justen2015-05-023-0/+212
* i965/cs: Set invocation counts based on max_cs_threadsJordan Justen2015-05-021-0/+24
* i965/cs: Add max_cs_threadsJordan Justen2015-05-024-1/+14
* i965: Remove comment about chv device numbers being preliminaryJordan Justen2015-05-021-3/+0
* i965/fs: Support compute programs in fs_visitorJordan Justen2015-05-024-3/+93
* i965/cache: Add support for CS in program state cacheJordan Justen2015-05-024-0/+54
* i965/cs: Add brw_cs_prog_data, brw_cs_prog_key and brw_context::cs.Paul Berry2015-05-022-0/+62
* i965/cs: Add generator support for CS_OPCODE_CS_TERMINATEJordan Justen2015-05-022-0/+36
* i965/cs: Mark g0 as used by CS_OPCODE_CS_TERMINATEJordan Justen2015-05-021-0/+4
* i965/fs: Add emit_cs_terminate to emit CS_OPCODE_CS_TERMINATEJordan Justen2015-05-022-0/+23
* i965/cs: Add CS_OPCODE_CS_TERMINATEJordan Justen2015-05-022-0/+7
* i965/cs: Add BRW_NEW_CS_PROG_DATA and BRW_CACHE_CS_PROGJordan Justen2015-05-023-0/+6
* i965: Add an INTEL_DEBUG=cs option.Paul Berry2015-05-022-2/+4
* mesa/cs: Add compute support to update_program().Paul Berry2015-05-021-0/+21
* mesa/cs: Update program.c for compute shaders.Paul Berry2015-05-021-0/+3
* mesa/cs: Add inline functions for dealing with compute shaders.Paul Berry2015-05-021-0/+22
* i965/cs: Add BRW_NEW_COMPUTE_PROGRAM state flag.Paul Berry2015-05-022-0/+9
* i965/fs: Strip trailing constant zeroes in sample messagesNeil Roberts2015-05-012-0/+50
* i965/skl: Force the exec size to 8 when initing header for SIMD4x2Neil Roberts2015-05-012-0/+2
* i965: Unhardcode a few more stage names and abbreviations.Kenneth Graunke2015-04-302-11/+5
* mesa: add GL_OES_EGL_syncMarek Olšák2015-04-301-0/+1
* i965/blorp: Prepare drawing rectangle for flipped coordinatesTopi Pohjolainen2015-04-301-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 04:43:03 +0000