summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
...
* i965: Trim the interleaved upload to the minimum number of verticesChris Wilson2011-02-221-1/+5
* i965: Reinstate max-index paranoiaChris Wilson2011-02-221-1/+1
* i965: Zero the offset into the vbo when uploading non-interleavedChris Wilson2011-02-221-0/+1
* i965: Fix VB packet reuse when offset for the new buffer isn't stride aligned.Eric Anholt2011-02-211-1/+1
* Revert "mesa: convert macros to inline functions"Brian Paul2011-02-211-22/+22
* st/mesa: need to translate clear color according to surface's base formatBrian Paul2011-02-214-47/+75
* st/mesa: fix the default case in st_format_datatype()Brian Paul2011-02-211-5/+2
* st/mesa: fix incorrect texture size allocation in st_finalize_texture()Brian Paul2011-02-211-3/+18
* st/mesa: refactor guess_and_alloc_texture() codeBrian Paul2011-02-211-35/+60
* st/mesa: fix mipmap generation for non-POW texturesBrian Paul2011-02-211-7/+7
* mesa: convert macros to inline functionsBrian Paul2011-02-211-22/+22
* vbo: more commentsBrian Paul2011-02-211-0/+5
* vbo: make vbo_exec_FlushVertices_internal() staticBrian Paul2011-02-212-22/+20
* vbo: remove old debug code, add commentsBrian Paul2011-02-211-4/+8
* vbo: rename, document function paramsBrian Paul2011-02-211-5/+5
* vbo: commentsBrian Paul2011-02-211-0/+8
* vbo: replace assert(0) with proper assertionsBrian Paul2011-02-211-5/+2
* vbo: rename some vars, add new comments, fix formatting, etc.Brian Paul2011-02-212-58/+77
* vbo: use ctx instead of exec->ctxBrian Paul2011-02-211-3/+3
* radeon: add default switch case to silence unhandled enum warningBrian Paul2011-02-211-0/+2
* Use C-style system headers in C++ code to avoid issues with std:: namespaceIan Romanick2011-02-211-1/+0
* intel: Fix insufficient integer width for upload buffer offsetChris Wilson2011-02-211-2/+2
* i965: Remove spurious duplicate ADVANCE_BATCHChris Wilson2011-02-211-1/+0
* i915: Emit a single relocation per vboChris Wilson2011-02-215-17/+45
* i915: Suppress emission of redundant stencil updatesChris Wilson2011-02-211-45/+55
* i915: Separate BLEND from general context state.Chris Wilson2011-02-213-22/+40
* i915: Only flag context changes if the actual state is changedChris Wilson2011-02-211-49/+105
* i915: suppress repeated sampler state emissionChris Wilson2011-02-212-0/+11
* i915: Eliminate redundant CONSTANTS updatesChris Wilson2011-02-211-25/+26
* i965: Use compiler builtins when availableChris Wilson2011-02-214-20/+25
* i965: Micro-optimise check_stateChris Wilson2011-02-211-7/+5
* intel: use throttle ioctl for throttlingChris Wilson2011-02-213-13/+3
* i965: Remove unused 'next_free_page' memberChris Wilson2011-02-211-5/+0
* intel: Skip the flush before read-pixels via blitChris Wilson2011-02-211-4/+7
* intel: extend current vertex buffersChris Wilson2011-02-215-23/+73
* intel: Use specified alignment for writes into the upload bufferChris Wilson2011-02-213-30/+57
* i965: Clean up brw_prepare_vertices()Chris Wilson2011-02-211-21/+20
* intel: combine short memcpy using a temporary allocated bufferChris Wilson2011-02-213-38/+27
* i965: upload normal arrays as interleavedChris Wilson2011-02-211-30/+72
* i965: interleaved vboChris Wilson2011-02-211-12/+27
* i965: emit one vb packet per vboChris Wilson2011-02-213-77/+83
* i965: upload transient indices into the same discontiguous bufferChris Wilson2011-02-212-13/+8
* i965: suppress repeat-emission of identical vertex elementsChris Wilson2011-02-211-3/+2
* i965: Move repeat-instruction-suppression to batchbuffer coreChris Wilson2011-02-219-152/+120
* intel: use pwrite for batchChris Wilson2011-02-2127-302/+219
* i965: drop state_bo references to batch_boChris Wilson2011-02-219-105/+74
* i965: directly write wm state to batchChris Wilson2011-02-211-63/+48
* i965: write cc straight to batchChris Wilson2011-02-211-48/+46
* i965: switch gen6 to use its own cc state boChris Wilson2011-02-211-6/+6
* intel: Buffered uploadChris Wilson2011-02-215-17/+82