summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* mesa: move texrender.c to swrastBrian Paul2011-06-138-44/+35
* vbo: minor simplification in print_draw_arrays() debug functionBrian Paul2011-06-131-4/+4
* mesa: move invariant code out of loop in get_tex_rgba()Brian Paul2011-06-131-14/+14
* st/mesa: rebind vertex arrays if _NEW_BUFFER_OBJECT is dirtyMarek Olšák2011-06-131-1/+2
* i965: Add support for GL_FIXED vertex attributes.Eric Anholt2011-06-104-1/+41
* Fix format not a string literal error with -Werror=format-securityEugeni Dodonov2011-06-101-1/+1
* i965/brw: Fix emit_depthbuffer() when packed depth/stencil texture is attachedChad Versace2011-06-101-11/+5
* i965/gen6: Add support for gl_PointCoord.Eric Anholt2011-06-091-0/+3
* i965/gen6: Fix point sprite texture coordinate overrides.Eric Anholt2011-06-091-7/+7
* i965/gen6: Refactor SF setup a bit to handle overrides in one place.Eric Anholt2011-06-091-19/+24
* mesa: get rid of homegrown logbase2 implementation in driversRoland Scheidegger2011-06-092-28/+2
* mesa: fix gcc version check for _mesa_bitcountRoland Scheidegger2011-06-091-3/+3
* mesa: use __builtin_clz for logbase2 when availableRoland Scheidegger2011-06-092-20/+24
* i965/gen7: Call gen7_create_constant_surface instead of brw_[...].Kenneth Graunke2011-06-083-3/+15
* i965/gen7: Enable SIMD16 fragment shader dispatch.Kenneth Graunke2011-06-081-2/+6
* i965/gen7: Don't emit 3DSTATE_GS_SVB_INDEX on Ivybridge.Kenneth Graunke2011-06-081-7/+9
* i965/gen7: Program stencil buffers on Ivybridge.Kenneth Graunke2011-06-081-19/+42
* i965/gen7: Add a prepare_depthbuffer function.Kenneth Graunke2011-06-081-0/+15
* i965/gen7: gen7_emit_depthbuffer needs the _NEW_DEPTH dirty bit.Kenneth Graunke2011-06-081-1/+2
* i965/gen7: Remove stencil renderbuffer from gen7_depth_format.Kenneth Graunke2011-06-081-3/+0
* st/mesa: more helpful debug message in destroy_program_variants_cb()Brian Paul2011-06-081-2/+2
* intel: Request DRI2 buffers for separate stencil and hizChad Versace2011-06-083-14/+444
* intel: Add assertions to intelCreateBuffer()Chad Versace2011-06-081-3/+12
* intel: Refactor intel_update_renderbuffers()Chad Versace2011-06-081-111/+212
* intel: Add function intel_renderbuffer_set_hiz_region()Chad Versace2011-06-082-0/+17
* intel/intel_context.c: Remove unused functionsChad Versace2011-06-081-48/+0
* intel: Add flags to intel_screen for hiz and separate stencilChad Versace2011-06-083-7/+73
* intel: Define enum intel_dri2_has_hizChad Versace2011-06-081-0/+56
* intel: Define span functions for S8 renderbuffersChad Versace2011-06-081-0/+64
* i965/brw: Emit state for hiz and separate stencil buffersChad Versace2011-06-082-9/+107
* mesa: merge glapidispatch.h into dispatch.hChia-I Wu2011-06-084-12282/+12242
* mesa: fix function remapping for dlistChia-I Wu2011-06-081-1/+0
* mesa: fix GLES remap table setup againChia-I Wu2011-06-081-2/+3
* vbo: run 'indent' on vbo_save_api.cBrian Paul2011-06-081-362/+456
* vbo: rename DO_FALLBACK -> dlist_fallbackBrian Paul2011-06-081-9/+9
* vbo: remove node->count > 0 test in vbo_save_playback_vertex_list()Brian Paul2011-06-081-9/+11
* vbo: check array indexes to prevent negative indexingBrian Paul2011-06-082-10/+13
* st: use _mesa_is_bufferobj()Brian Paul2011-06-081-3/+4
* vbo: added a commentBrian Paul2011-06-081-1/+1
* mesa: remove old commentBrian Paul2011-06-081-1/+0
* mesa: add more sampler types to is_sampler_type()Brian Paul2011-06-081-0/+4
* osmesa: Fix missing symbols when GLX_INDIRECT_RENDERING is defined.Jeremy Huddleston2011-06-071-0/+28
* mesa: Ignore blits to/from missing buffersIan Romanick2011-06-071-8/+37
* mesa: Don't try to clear a NULL renderbufferIan Romanick2011-06-071-0/+8
* mga: enable GL_ARB_vertex_array_object extensionNicolas Kaiser2011-06-071-0/+2
* intel: Update intel-decode.c from intel-gpu-tools.Eric Anholt2011-06-072-88/+785
* intel: Implement glFinish() correctly by waiting on all previous rendering.Eric Anholt2011-06-073-16/+13
* radeon: Use pciid list to generate PCI_CHIP_<FAMILY>_<ID> definesBenjamin Franzke2011-06-071-491/+9
* i965: Fix flipped GT1 vs GT2 URB VS entry count limits.Eric Anholt2011-06-071-2/+2
* i965: Update SURFACE_STATE dumping for Ivybridge.Kenneth Graunke2011-06-061-3/+43
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-14 21:11:11 +0000