Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | mesa: consolidate PBO map/unmap helpers | Brian Paul | 2009-09-03 | 9 | -104/+60 |
| | | | | | | | Instead of _mesa_map_readpix_pbo() use _mesa_map_pbo_source(). Instead of _mesa_map_drawpix_pbo() and _mesa_map_bitmap_pbo() use _mesa_map_pbo_dest(). | ||||
* | intel: helper to debug bufmgr (disabled) | Brian Paul | 2009-09-03 | 1 | -0/+4 |
| | |||||
* | mesa: change ctx->Driver.BufferData() to return GLboolean for success/failure | Brian Paul | 2009-09-03 | 5 | -20/+41 |
| | | | | | Return GL_FALSE if we failed to allocate the buffer. Then raise GL_OUT_OF_MEMORY in core Mesa. | ||||
* | r600: visual depth has no meaning here. | Dave Airlie | 2009-09-03 | 1 | -12/+2 |
| | | | | fbos get angry when this happens. | ||||
* | r600: make sure the active shader bo is re-added to persistent list. | Dave Airlie | 2009-09-03 | 1 | -0/+8 |
| | |||||
* | radeon: pass internal format into the miptree. | Dave Airlie | 2009-09-03 | 3 | -11/+14 |
| | | | | | | | We need to figure out if the compression format changes. without this texcmp segfaults if you change format enough times. | ||||
* | radeon/dri2: add gl20 bits for r300/r600 just like dri1 does | Dave Airlie | 2009-09-03 | 1 | -0/+2 |
| | |||||
* | Revert "i965: Use VBOs in the VBO module on 965, now that we have ↵ | Eric Anholt | 2009-09-02 | 1 | -2/+0 |
| | | | | | | | | | | ARB_map_buffer_range." This reverts commit 00413d87426f14df47d90ba3c995e1889e9f88ca. Even with fixes, using ARB_map_buffer_range in the VBO module isn't showing up as a significant win, and some cases apparently regressed. Bug #23624. | ||||
* | intel: Add support for FlushMappedBufferRange for ARB_map_buffer_range. | Eric Anholt | 2009-09-02 | 2 | -15/+59 |
| | | | | | | This should help for the usage by the VBO module, where we would upload the whole remaining chunk of the buffer for a series of range maps that should cover just a segment of it. | ||||
* | intel: Sync a synchronized READ_BIT map buffer range with GL drawing to it. | Eric Anholt | 2009-09-02 | 1 | -1/+1 |
| | | | | It's probably uncommon, but would obviously have gone wrong. | ||||
* | intel: Move MapBufferRange mesa state setting up to cover the 915 case. | Eric Anholt | 2009-09-02 | 1 | -7/+7 |
| | |||||
* | Revert "mesa: fix the non-GNU C bit-field case" | Brian Paul | 2009-09-02 | 1 | -2/+2 |
| | | | | | | This reverts commit 4b08e7498230eac30eea1721f33994b30999acd4. Don't know what I was thinking there. | ||||
* | mesa: fix the non-GNU C bit-field case | Brian Paul | 2009-09-02 | 1 | -2/+2 |
| | |||||
* | mesa: silence gcc bit-field warning | Gary Wong | 2009-09-02 | 1 | -2/+2 |
| | |||||
* | mesa: replace 8 with NUM_UNITS | Brian Paul | 2009-09-02 | 1 | -1/+4 |
| | |||||
* | mesa: remove accidentally committed printf | Brian Paul | 2009-09-02 | 1 | -1/+0 |
| | |||||
* | mesa: added #ifdef __GNUC__ around GLubyte bitfield usage | Brian Paul | 2009-09-02 | 1 | -0/+5 |
| | | | | | | | | | It would be nice if there were a #pragma or something to disable the warnings: main/texenvprogram.c:87: warning: type of bit-field ‘Source’ is a GCC extension main/texenvprogram.c:88: warning: type of bit-field ‘Operand’ is a GCC extension but there doesn't appear to be a way to do that. | ||||
* | mesa: Compact state key for TexEnv program cache | Chris Wilson | 2009-09-02 | 1 | -3/+5 |
| | | | | | | By rearranging the bitfields within the key we can reduce the size of the key from 644 to 196 bytes, reducing the cost of both the hashing and equality tests. | ||||
* | i965: CS FENCE in URB_FENCE is 11-bits wide | Xiang, Haihao | 2009-09-02 | 1 | -2/+2 |
| | |||||
* | i965: validate sf state | Xiang, Haihao | 2009-09-02 | 1 | -0/+1 |
| | |||||
* | mesa: Make MultiDrawElements submit multiple primitives at once. | Eric Anholt | 2009-09-01 | 10 | -33/+200 |
| | | | | | | | | | Previously, MultiDrawElements just called DrawElements a bunch of times. By sending several primitives down the pipeline at once, we avoid a bunch of validation. On my GL demo, this improves fps by 2.5% (+/- .41%) and reduces CPU usage by 70.5% (+/- 2.9%) (n=3). Reviewed by: Ian Romanick <[email protected]> | ||||
* | mesa: skip bitmap drawing code if width==0 or height==0 | Brian Paul | 2009-09-01 | 1 | -19/+22 |
| | |||||
* | intel: use _mesa_expand_bitmap() to skip an intermediate buffer | Brian Paul | 2009-09-01 | 1 | -21/+6 |
| | |||||
* | st/mesa: use new _mesa_expand_bitmap() function | Brian Paul | 2009-09-01 | 1 | -57/+4 |
| | |||||
* | mesa: new _mesa_expand_bitmap() function | Brian Paul | 2009-09-01 | 2 | -0/+92 |
| | |||||
* | mesa: remove redundant assignments | Brian Paul | 2009-09-01 | 1 | -8/+1 |
| | |||||
* | mesa: more clean-ups | Brian Paul | 2009-09-01 | 1 | -24/+31 |
| | |||||
* | mesa: change conditional to match the previous one | Brian Paul | 2009-09-01 | 1 | -1/+1 |
| | |||||
* | mesa: updated #includes | Brian Paul | 2009-09-01 | 1 | -2/+1 |
| | |||||
* | mesa: remove unused texenv_fragment_program::ctx field | Brian Paul | 2009-09-01 | 1 | -2/+0 |
| | |||||
* | mesa: remove unused ureg::abs field | Brian Paul | 2009-09-01 | 1 | -5/+2 |
| | |||||
* | mesa: remove unused ureg:negateabs field | Brian Paul | 2009-09-01 | 1 | -4/+1 |
| | |||||
* | mesa: more comments, clean-ups | Brian Paul | 2009-09-01 | 1 | -10/+10 |
| | |||||
* | mesa: simplify translate_tex_src_bit() | Brian Paul | 2009-09-01 | 1 | -20/+3 |
| | |||||
* | mesa: minor code clean-ups, comments | Brian Paul | 2009-09-01 | 1 | -24/+34 |
| | |||||
* | mesa: replace 8 with MAX_TEXTURE_UNITS | Brian Paul | 2009-09-01 | 1 | -1/+1 |
| | |||||
* | dri: remove unused meta_clear_tris() | Brian Paul | 2009-09-01 | 2 | -266/+2 |
| | |||||
* | intel: use BUFFER_BITS_COLOR | Brian Paul | 2009-09-01 | 1 | -1/+1 |
| | |||||
* | intel: fix incorrect parameter type for intel_bufferobj_map_range() | Brian Paul | 2009-09-01 | 1 | -1/+1 |
| | |||||
* | radeon: trim down #includes | Brian Paul | 2009-09-01 | 1 | -28/+0 |
| | |||||
* | radeon: use _mesa_meta_clear() | Brian Paul | 2009-09-01 | 1 | -2/+2 |
| | |||||
* | mesa: obey stencil write mask in _mesa_meta_draw_pixels() | Brian Paul | 2009-09-01 | 1 | -6/+8 |
| | |||||
* | intel: set Length/Offset fields in intel_bufferobj_map() | Brian Paul | 2009-09-01 | 1 | -0/+3 |
| | |||||
* | intel: use _mesa_meta_copy_pixels() when do_blit_copypixels() fails | Brian Paul | 2009-09-01 | 1 | -5/+1 |
| | | | | Also, trim down #includes. | ||||
* | intel: trim down #includes | Brian Paul | 2009-09-01 | 1 | -8/+0 |
| | |||||
* | intel: use _mesa_meta_draw_pixels() | Brian Paul | 2009-09-01 | 1 | -147/+4 |
| | | | | | The textured quad path is slightly faster and will work with POT textures on i945. | ||||
* | intel: trim down #includes | Brian Paul | 2009-09-01 | 1 | -17/+0 |
| | |||||
* | intel: use _mesa_meta_clear(), it's a bit faster | Brian Paul | 2009-09-01 | 1 | -1/+2 |
| | |||||
* | radeon: Fix OQ to set ful lstate as dirty too. | Pauli Nieminen | 2009-09-02 | 1 | -0/+1 |
| | |||||
* | radeon: Fix debug output to filter out less critical messages instead of ↵ | Pauli Nieminen | 2009-09-02 | 1 | -1/+1 |
| | | | | more critical. |