summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* st/dri: fix android fence regressionMarek Olšák2017-11-101-2/+5
* mesa: enable ARB_texture_buffer_* extensions in the Compatibility profileMarek Olšák2017-11-0910-28/+35
* st/mesa: add support for hw atomics to glsl->tgsi. (v5)Dave Airlie2017-11-101-15/+87
* st/mesa: setup hw atomic limits. (v1.1)Dave Airlie2017-11-101-10/+35
* st/mesa: start adding support for hw atomics atom. (v2)Dave Airlie2017-11-105-4/+48
* mesa/program: add hw atomic counter fileDave Airlie2017-11-101-0/+1
* st/mesa: remove 'struct' keyword on function parameterBrian Paul2017-11-091-2/+1
* mesa: s/GLint/gl_buffer_index/ for _ColorDrawBufferIndexesBrian Paul2017-11-099-26/+27
* mesa: s/GLint/gl_buffer_index/ for _ColorReadBufferIndexBrian Paul2017-11-091-1/+1
* mesa: minor reformatting, add const to gl_external_samplers()Brian Paul2017-11-091-1/+4
* st/mesa: whitespace clean-up in st_mesa_to_tgsi.cBrian Paul2017-11-091-167/+169
* i965: Pretend there are 4 subslices for compute shader threads on Gen9+.Kenneth Graunke2017-11-091-1/+13
* mesa: flush and wait after creating a fallback textureNicolai Hähnle2017-11-091-0/+5
* mesa: increase MaxServerWaitTimeoutNicolai Hähnle2017-11-091-1/+1
* st/mesa: remove redundant flushes from st_flushNicolai Hähnle2017-11-093-3/+6
* st/mesa: guard sampler views changes with a mutexNicolai Hähnle2017-11-095-96/+250
* st/mesa: re-arrange st_finalize_textureNicolai Hähnle2017-11-092-8/+11
* gallium: clarify the constraints on sampler_view_destroyNicolai Hähnle2017-11-091-1/+0
* i965: expose SRGB visuals and turn on EGL_KHR_gl_colorspaceTapani Pälli2017-11-093-7/+26
* mesa: use simple mtx in core mesaTimothy Arceri2017-11-0913-77/+78
* mesa: rework how we free gl_shader_program_dataTimothy Arceri2017-11-093-42/+18
* glsl: drop cache_fallbackTimothy Arceri2017-11-092-17/+13
* i965: properly initialize brw->cs.base.stage to MESA_SHADER_COMPUTEKenneth Graunke2017-11-081-0/+1
* intel/nir: Break the linking code into a helper in brw_nir.cJason Ekstrand2017-11-081-34/+4
* configure: check for -std=c++11 support and enable st/mesa test accordinglyGert Wollny2017-11-081-1/+3
* st/glsl_to_nir: use nir_shader_gather_info()Timothy Arceri2017-11-081-8/+10
* st/glsl_to_nir: generate NIR earlierTimothy Arceri2017-11-082-37/+14
* st/glsl_to_nir: delay adding built-in uniforms to Parameters listTimothy Arceri2017-11-082-36/+34
* intel/cs: Push subgroup ID instead of base thread IDJason Ekstrand2017-11-071-3/+3
* mesa: fix deleting the dummy ATI_fsMiklós Máté2017-11-071-1/+4
* meson: standardize .so version to major.minor.patchEric Engestrom2017-11-071-1/+1
* i965: disable NIR linking on HSW and belowTimothy Arceri2017-11-071-1/+4
* i965: Enable flush controlNeil Roberts2017-11-062-1/+21
* gallium: Wire up flush controlAdam Jackson2017-11-061-0/+3
* dri: Add a flush control extensionNeil Roberts2017-11-062-2/+21
* dri: Change __DriverApiRec::CreateContext to take a struct for attribsNeil Roberts2017-11-0612-103/+128
* intel: Don't flush the old context in intelMakeCurrentNeil Roberts2017-11-062-18/+0
* i965/gen10: Implement Wa3DStateModeAnuj Phogat2017-11-032-0/+16
* i965/gen10: Enable float blend optimizationAnuj Phogat2017-11-032-0/+9
* i965/gen10: Implement WaForceRCPFEHangWorkaroundAnuj Phogat2017-11-031-0/+23
* i965/gen10: Implement WaSampleOffsetIZ workaroundAnuj Phogat2017-11-032-0/+50
* i965/gen10: Don't set Antialiasing Enable in 3DSTATE_RASTER if num_samples > 1Anuj Phogat2017-11-031-0/+10
* i965/gen10: Don't set Smooth Point Enable in 3DSTATE_SF if num_samples > 1Anuj Phogat2017-11-031-1/+12
* i965: perf: list registers to program for queriesLionel Landwerlin2017-11-032-0/+66
* i965: perf: factorize code for availabilityLionel Landwerlin2017-11-031-12/+16
* i965: perf: make revision variable availableLionel Landwerlin2017-11-035-8/+10
* st/glsl_to_nir: pass gl_shader_program to st_finalize_nir()Timothy Arceri2017-11-033-27/+11
* i965: Initialize disk shader cache if MESA_GLSL_CACHE_DISABLE is falseJordan Justen2017-10-313-0/+31
* dri drivers: Always add the sha1 build-idJordan Justen2017-10-314-1/+4
* i965: Initialize sha1 hash of dri config optionsJordan Justen2017-10-311-0/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-13 08:38:13 +0000